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ABSTRACT

Electrical Characterization of Plasma Enhanced CVD Silicon Nitride Dielectric on Copper.
by
Amudha Irudayam
Dr. Rama Venkat, Examination Committee Chair
Chair of Electrical and Computer Engineering
University of Nevada, Las Vegas.

In this work, a novel metal-insulator-metal (MIM) capacitor process is introduced and
integrated in a Copper Interconnect technology, whose smallest feature size is 0.18pm. process,
which has good yield, reliability and repeatability. The MIM uses a one-photomask process and
hence is termed as the Low-cost-integration (LCI) MIM. The LCI MIM uses copper as the bottom
electrode, plasma enhanced silicon nitride as the dielectric, and Tantalum nitride as the top
electrode. The target capacitance density is I.SfF/pm^. The target leakage current is le 'V c m ^ at
3.3V at 125°C. The maximum operating voltages that the MIM is designed for is 5V. The voltage
linearity is desired to be less than 100ppm/v
The purpose of the study is to determine the feasibility of integrating the low-cost-integration
(LCI) MIM capacitor and to characterize the device to ensure that it meets the above mentioned
target values for the various parameters. This is done by electrically characterizing the capacitor
for the capacitance change with voltage, the leakage current at accelerated voltages and the
time-dependent-dielectric breakdown (TDDB) under various electric fields.
The linear and quadratic voltage coefficient for the MIM capacitor was found to be lOOppmA/
and 260ppmA/^ respectively. The dielectric constant of the PECVD silicon nitride is determined to
be 7.4. And the capacitance density was found to inversely proportional to the dielectric thickness
used. For the desired capacitance density of 1.6fF/pm2, it was found that a dielectric thickness of
-380À should be used. The conduction mechanism at low fields ( < 2MV/cm) was found to follow

III
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the Ohmic model and at high fields ( >2MV/cm) the Frenkel-Poole model. The SORT (E) model
was developed to determine the capacitor lifetime was based on the Ohmic and Frenkel-Poole
conduction mechanism observed for the low and high fields respectively. The conventionally used
linear E field model based on silicon dioxide properties was also used to calculate the expected
lifetime of the capacitance at operating voltage. It was found that the SORT (E) model predicted
longer lifetimes than the linear E model. The difference in lifetimes predicted by the two models is
- 10^-10'* sec at 5V. The lifetime of capacitors, which operate with the top electrode positively
biased have longer lifetimes than those with negative bias. The difference in the predicted
lifetimes is about -10^-10^ sec at 5V.
Experiments were designed and performed to investigate Cu diffusion into the PEN dielectric,
which could cause capacitor failure by increasing the leakage current values, lowering the
breakdown voltages and reducing the dielectric breakdown times. The capacitor structure was
thermally and electrically stressed to facilitate Cu diffusion. The stress-induced leakage current
(SILO) was compared to the pre-stress leakage current of the MIM capacitor structure. It was
found that the diffusion of Cu if any, did not increase the SILC of the capacitor.
Process and electrical data clearly demonstrate that this passive element can be successfully
integrated into an existing multilevel backend metallization process for use as a passive
component in RF/mixed signal applications. For high frequency applications, the MIM capacitor
should be superior to substrate capacitors due to its inherently higher quality factor due to lower
resistivity of the top and bottom plates, and its distance from the substrate.

IV
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CHAPTER 1

INTRODUCTION
The Metal-lnsulator-Metal capacitor (MIM), is a passive component fabricated into
integrated circuits. As we move forward towards realizing mixed mode signal processing (analog
and digital) and system-on-a-chip (SOC) concepts, integration of passive components like the
capacitor and resistor into integrated circuits is a technology that enables us to achieve higher
degrees of system level integration for portable communication devices. Miniaturization and
reduction in the number of components allows greater functionality, higher performance and
increased reliability. There are several process integration methods and materials used for the
MIM capacitor. The most commonly used materials for the dielectric of the MIM are silicon
dioxide, silicon nitride and most recently, tantalum pentoxide. The advantage of using depletion
free and high conductance metal electrodes are especially important in radio frequency (RF) and
high-speed applications.
The subject of the present study is a low-cost-integration (LCI) of MIM capacitor device,
which aims to reduce process cost by reducing the number of photolithographic masks used. A
schematic process flow of the LCI MIM capacitor is shown in Figure 1.2.The low-cost MIM
capacitor uses a one-photomask flow (photolithography is done only once) and Plasma enhanced
silicon nitride (PEN) as the dielectric. Tantalum Nitride (TaN) is used as the top electrode. Copper
is the bottom electrode. The target capacitance density is 1.SfF/^m^. The target leakage current is
le 'A/cm^ at 3.3V at 125°C. The maximum operating voltages that the MIM is designed for is 5V.
The voltage linearity (change in capacitance with change in applied voltage across the dielectric)
is desired to be less than lOOppmA/ (parts per millionA/oltage).
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1.1 Fundamental charging network.
Definition of capacitance: Capacitance is a measure of the ability of the capacitor to store charge
on its plates. A capacitor has a capacitance of 1 farad if 1 coulomb of charge is deposited on the
plates by a potential difference of 1 volt across the plates.

R

switch

-^AAAAV

++++

Parallel plate
capacitor

e'

Figure 1.1: Fundamental charging network.

Consider two parallel plates of conducting material separated by an air gap. connected through
a switch and resistor to a battery. The schematic is shown in Figure 1.1. If the parallel plates are
initially uncharged and the switch is left open, no net positive or negative charge will exist on either
plate. The instant the switch is closed, electrons are drawn from the upper plate towards the
positive terminal of the battery. This creates a net negative charge on the top plate. Electrons are
being repelled by the negative terminal of the battery to the bottom plate, at the same rate that
they are being drawn to the positive terminal. This transfer of electrons occurs until the potential
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difference across tfie parallel plates is exactly equal to tfie battery voltage. The final result is a net
positive charge on the top plate and a negative charge on the bottom plate. This element,
consisting of two parallel conducting plates separated by an insulating material is called a
capacitor.

1.2; Capacitance equation:

(1.1)

where C = farads (F)
Q = coulombs (C)
V = Volts (V)
If a potential difference of V volts is applied across the two electrodes, separated by the dielectric
of thickness d. the electric field strength in V/cm is given by.
E = V/d
For different dielectric materials between the same two parallel plates, different amounts of
charge will be deposited on the plates. The amount of charge deposited depends on the
permittivity of the dielectric. Permittivity of a dielectric is a measure of how easily the dielectric will
'permit' the establishment of flux lines within the dielectric. It is denoted by e. The greater its value,
the greater the amount of charge deposited on the plates.
Relative permittivity or dielectric constant is the ratio of the permittivity of any dielectric to that
of vacuum

( eq).

It is denoted by

e ,.

where

e,

=

e/ eq .

It is a dimensionless quantity. It is the most

commonly used metric to characterize a dielectric. With respect to capacitance of a parallel plate
capacitor it is given by equation 1.2. where. A is the area of the capacitor and d is the thickness of
the dielectric.

( 1.2 )

R eproduced w ith perm ission o f the copyright owner. F urther reproduction prohibited w itho ut perm ission.

1.3.

Schematic of the 1-MASK MIM process flow

Ct

(a)

Cl

#
(b)

(c)

Figure 1.2. Schematic of fabrication of the LCI MIM (a): Copper Bottom Electrode (BE) CMP. (b):
400 A° PEN (plasma enhanced nitride) dielectric / ESL (etch stop layer) deposition, (c): 1450 A°
TaN (tantalum nitride) Top Electrode
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1.4 Applications of MIM capacitor

Dynamic random access memory (DRAM) is the most common kind of random access
memory (RAM) for personal computers and workstations. Integrated capacitors such as MIM
capacitors are commonly used in conjunction with transistors in DRAM as scalable storage node
capacitors. The capacitor helps maintain the contents of memory. Because of its tiny physical
size, it has low capacitance. They must be recharged thousands of times per second or the
DRAM will lose its data.
Mixed-Signal-Mode integrated circuits have become integral parts of many electronic
systems for use in digital communications, consumer and automotive applications. Unlike digital
integrated circuits, which have only digital signals as input and output, mixed-mode signal circuits
can take analog inputs, process them using digital circuits and provide analog outputs. These
circuits, in general, consist of three blocks; data conversion circuits, memory and central
processing units. The data conversion circuits are designed to convert input signals from analog
to digital format to be processed by the embedded central processing units, and the processed
digital signal to analog output to communicate with the external analog world. One of the keycomponents of a data conversion circuit is a capacitor. The MIM capacitors can be used in both
analog-to-digital converters and digital-to-analog data converters in the data conversion circuits
whose performance depends upon the voltage and temperature linearity of the capacitors used.

1.5 Types of Integrated capacitors
To understand the reason behind the use of MIMs as opposed to other available integrated
capacitors, a brief overview of the various types of integrated capacitors is necessary. [1]
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Integrated capacitors i

Junction capacitance I i Ttiin film capacitors |

j

MOS capacitors

| Double poly capacitors

Metal-lnsulator-Metal i

Figure 1.3 Types of Integrated capacitors

A schematic classification of the types of integrated capacitors is shown in Figure 1.3 [4],
Integrated capacitors consisting of two low-resistance layers (plates) separated by a carrier free
region (insulator) can be obtained in two ways; namely, from the junction capacitance and by
using thin films. In the first method, a junction capacitor is formed by depletion capacitance of the
carrier-free depletion region of a reverse-biased pn junction. Since the pn junction must always be
reverse biased, the positive and negative plates cannot be interchanged. The value of
capacitance depends on junction area and the impurity concentration and the reverse bias
voltage.
The second method of forming integrated capacitors is by using thin film techniques, under which
category the MOS (metal oxide semiconductor). Double-poly capacitor (DPC) and the metalinsulator-metal (MIM) capacitor fall. The MOS capacitor is also called Metal-lnsulatorsemiconductor (MIS) capacitor when the dielectric used is not SiOg. A metal top plate and a
heavily doped N+ region (formed using diffusion) with an oxide in-between forms the thin film
MOS capacitor. The capacitance is inversely proportional to the thickness of the dielectric. The
capacitance is a non-linear function of the voltage applied to the metal plate as shown in Figure
1.4. When the voltage applied to the gate is positive, the capacitor operates in the accumulation
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mode, where accumulation of majority carrier at the semiconductor-dielectric interface occurs as
shown in Figure 1.5a).

Coqmvalent — Cdiatectnc*

CcKelectnc

where,

—AScj/td

( 1.3)

Ais the area of the capacitor, e<j is the dielectric constant of the dielectric, and t<j is the

thickness of the dielectric.
As the applied gate (metal) voltage becomes
depletionmode, where

negative, the capacitor goes Into the

majority carriers at the n-typesemiconductor-dielectric interface are

depleted as shown in Figure 1,5.b. [3], [4], A region, which is depleted of charge carriers, is
formed at the semiconductor-dielectric interface, acts as a capacitor whose capacitance is given
by.

C-V for MIS copacilor

Capacitance
(pF)

Voltage (V)

Figure 1.4: C-V characteristic of MIS capacitor with N-type semiconductor

Cs = Ae,/d
where is A is the area of the metal plates,

e,

(1.4)

is the dielectric constant of semiconductor and d is

the depletion width. From Figure I.S.b it is obvious that a large capacitor in series with the ideal
parallel plate capacitor, which lowers the total effective capacitance. The total capacitance of the
structure is given by,
Cgquvalonl = (Cdieioctric

C j)/(C o jo io c in c

+ Cs)
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(1.5)

8

where, Cegu»aient is the equivalent capacitance, Cdiaieanc is the capacitance due to the dielectric of
the capacitor and C, is the capacitance due to the depleted region in the semiconductor.
This effect is highly pronounced at high voltages, which causes the field to extend deeply into
the semiconductor. In the case of a n-type semiconductor, as the voltage becomes more negative
( V g < V t ),

the gate voltage

(V q )

is less than the threshold voltage

( V t ).

and the capacitor goes into

the inversion mode of operation. That is, the surface of the n-type semiconductor has more
number of holes (minority carriers) than electrons (majority carriers) and acts like a p-type region.
At high frequencies, the capacitance at this mode of operation is equal to the minimum
capacitance value of the depletion mode, because the minority carriers (holes) are not fast
enough to react to high frequency voltages.

. donors

+Q|
W
t 1 -Q
Metal

Q 1

Insulator Semiconductor

Metal

(a). Accumulation (Vg >0)

+0

d
t

Insulator Semiconductor

(b). Depletion (V q =0)
Ionized
, donors

pm
-q |
I
4—»

Metal

Insulator Semiconductor

(c). Inversion (V q < V.^)

Figure 1.5; Modes of operation in a n-type MIS capacitor.

The voltage dependence of the MIS capacitors can be minimized using thicker dielectrics and
more heavily doped semiconductors. But a thicker dielectric results in lower capacitance density.
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requiring in more die area to fabricate a capacitor witfi the same capacitance. Consequently the
process complexity and fabrication costs increase substantially.
Another type of thin film integrated capacitor is the double poly capacitor (DPC) [1]. It is a
variation of the MIS capacitor in which the top metal layer is replaced by a polysilicon layer. This
device utilizes two layers of polysilicon separated by a thin dielectric region. The primary
disadvantage of the DPC capacitors is the poor linearity with respect to applied voltage due to
polysilicon depletion. As the polysilicon gets depleted, the distance between the positive and
negative plates of the capacitor changes and hence changes the capacitance. The C-V plot is
parabolic as shown in Figure 1.6 as opposed to a flat C-V plot of the MIM capacitors.

C-V for DPC capacitor

Capacitance
tpFl

■5

Figure 1.6 C-V characteristics of DPC capacitor.

At high frequencies the parasitic coupling to the substrate is considerable because there is very
less time for the minority carriers to respond to the voltage variations. The quality factor Q, defined
as the ratio of capacitative impedance to the resistive impedance of the structure is low for DPC
capacitors, due to the high series resistance of the polysilicon contacts.
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Another variation of the MIS capacitor is achieved by repiacing the bottom semiconductor layer
with the metal layer, which yields the Metal-lnsulator-Metal capacitor (MIM) which is the subject of
study of this thesis. A typical C-V characteristic of the MIM capacitor is shown in Figure 1.7 below.
The MIM capacitor integrated within the interlevel dielectric (ILD) between the

C-V for M IM capacitor

Capacitance
tpF)

-5
Voltage (V)

Figure 1.7 C-V characteristic of the MIM capacitor

metal layers. An inherent problem with the polysilicon-based passive elements is substrate
coupling and parasitic capacitance. By integrating the capacitor as far away as possible from the
substrate serves to decrease the parasitic capacitance and substrate coupling which, resuits in
better RF performance.

1.6 Advantages of MIM capacitors over DPC and MIS capacitors.
The advantages of MIM capacitors over DPC and MIS capacitors are,
Linearitv: A constant C-V characteristic is typical of the MIM capacitors, which remain the most
important motivation behind incorporating them into the 1C circuits. The capacitance is not a
strong function of the applied voltage because the bias-dependent silicon surface depletion
capacitance is completely eliminated with the use of metal electrodes. Hence the MIM capacitor is
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used in applications that require a constant value of capacitance over the entire range of
operating voltages.
Parasitic Couolino: Parasitic coupling to the substrate is lower in MIM capacitors because of the
increased distance of separation of the capacitor from the substrate. In the 1C, by fabricating the
MIM capacitors In the Interlevel dielectric (ILD) between the last and the second last layer of
metal, the MIM capacitor is placed as far away from the substrate as possible.
Q values: Q = Capacitive impedance/ resistive impedance. The MIM capacitors have high quality
factors because of the lower sheet resistance of the metal electrodes compared to polysilicon,
used in DPCs. High Q values make MIM capacitors an ideal candidate for RF (0.5 - 50 GHz)
applications.
Chip Area: The capacitance C is inversely proportional to dielectric thickness d, C a 1/d. In the
MIM capacitors, thin dielectric film of the order of a few hundred A can be used to achieve high
capacitance values without the concerns of the non-linearity of the capacitance with voltage. This,
not only reduces the chip area used, but also serves to reduce the parasitic capacitance due to
substrate coupling (5, 6].
High k- materials: The capacitance C is inversely proportional to dielectric constant Eg. C a Eg.
Hence, use of materials with high dielectric constants is an ultimate process target for any
capacitor, in order to increase the capacitance per unit area. But the high

k

materials like Barium

strontium Titanate, Oxide/nitride/oxide of silicon (ONO) and Tantalum oxide (dielectric constant 20-25) [7] are limited in their ability to withstand high-temperature, which is required in front end of
1C processing (active device areas). The MIM structure is not processed at very high
temperatures because it is not in the active device region, but is in the Inter-level dielectric region
between the metal layers. Thus, high ic dielectric materials can be incorporated into the MIM
structure resulting in capacitors with higher capacitance per unit area.
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1.7 Purpose of study
The purpose of the study is to determine the feasibility of integrating the low-costintegration (LCI) MIM capacitor into a Cu metallization and to characterize the device to ensure
that it meets the target values for the various parameters mentioned in page 1. This is done by
electrically characterizing the capacitor using C-V (capacitance - voltage) tests, l-V (current voltage) tests and l-t (current - time) tests, the C-V tests were performed to determine the
dielectric constant, voltage linearity and capacitance density. The l-V tests were performed to
study the conduction mechanism of the PECVD silicon nitride. The l-t tests were performed to
study the breakdown mechanism and determine the lifetime of the capacitor at operating voltage.
Experiments were also designed and performed to investigate Cu diffusion into the PEN dielectric,
which could cause capacitor failure by increasing the leakage current values, lowering the
breakdown voltages and reducing the dielectric breakdown times.

1.8 Organization of the thesis.
Relevant literature articles on the various MIM structure and the effect of PEN layer
composition on the reliability of the device, the conduction mechanism and the breakdown
mechanism of the PEN dielectric under the various biasing voltages and temperatures are
reviewed in chapter 2. The relevance of these studies to the LCI MIM has been discussed.
Industrial process methodologies, including deposition of metal and dielectric are discussed in
chapter 3. The fabrication process steps of the Low-cost-integration MIM capacitor will be
presented and discussed in chapter 4. Details of the experiments along with the results and their
implications in terms of the mechanisms and technology will be presented in chapter 5.
Conclusions of the present work and recommendations for future work will be presented in
Chapter 6.
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CHAPTER 2

BACKGROUND LITERATURE REVIEW
Metal-lnsulator-Metal (MIM) capacitor is one of the passive components used in the design of
monolithic RF transceivers. It is used in filtering, biasing and DC-blocking sections of any
monolithic microwave integrated circuit. The CMOS and Bi-CMOS technologies used for RF
mobile telecommunication circuits require passive components with good high-frequency
characteristics. The MIM is the preferred capacitor used in such technologies because of its high
Q values (low resistance of electrodes) and low parasitic capacitance from the substrate at RF
frequencies (0.5 - 50 MHz). Performance attributes like, high linearity, low series resistance, high
capacitance density and low temperature co-efficient enable the incorporation of the MIM
capacitor into many of the developing IC technologies.
A variety of integration schemes, metal electrode and dielectrics materials have been
proposed and implemented for the MIM capacitor. The most commonly used integration schemes
are 3-photomask, 2-photomask or 1-photomask layer process flow. The commonly used metal
electrodes are Titanium nitride, titanium. Aluminum, gold (in GaAs technology), copper and
Tantalum nitride. These electrode materials are used in the fabrication process for other
purposes, like interconnect materials (Al. Cu) and barrier layers (TaN, Ti, and TIN). The dielectric
materials used are Silicon dioxide, PECVD silicon nitride and tantalum pentoxide. Silicon nitride is
widely used as an etch stop layer (ESL) and a diffusion barrier layer in the back end of the
fabrication process.

2.1

Existing MIM structures

Maeda et al. [8] have evaluated the dielectric characteristics of a metal-insulator-metal (MIM)
capacitor using 1000A-6600A plasma-enhanced chemical vapor deposited silicon nitride films

13
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and in inverse proportion to the thickness of silicon nitride films. The breakdown field strength of
3MV/cm was obtained in 1000Â silicon nitride films and capacitance density was around
0.6fF/pm^. John Scarpulla et al. [10] fabricated a MIM capacitor in GaAs technology with a 2000A
PECVD silicon nitride using Ti and Au metal electrodes with breakdown field strength higher than
4MV/cm. Ken Stein et al integrated a MIM capacitor in a Silicon Germanium (SiGe) hetero
junction bipolar transistor (HBT) process using 500A thick PECVD silicon oxide and PECVD
silicon nitride, AlCu and TiN top and bottom plate respectively. The capacitance density of SOOA
silicon oxide was found to be 0.76 fP/pm^ and that of same thickness silicon nitride was found to
be 1.46fF/pm^.
Liu et al [11] developed a one-mask MIM capacitor using Cu as the bottom electrode and TiN
as the top electrode. Single-layered and multi-layered PECVD SIN of 300A and 500A thickness
were used as the dielectric. The breakdown filed strength was higher (~10V/cm) for the multi
layered SiN films when compared to single-layered SiN films of equal or greater thickness (-4lOV/cm). The Time-dependent-dielectric-breakdown and leakage characteristics of the single
layered SiN films were also inferior to that of multi-layered SiN films.
Kar-Roy et al. [12] integrated MIM capacitors with capacitance density of 1.0 to 2.0 fF/pm^
using PECVD SiN with a quality factor greater than 80 at 2 GHz. TiN top electrode and
Ti/TiN/AICu/Ti/TiN stack was used as bottom electrode. The breakdown voltages of 300 A and
400Â thick SiN was around
8

6

MV/cm, while that of SOOA and 600Â SiN was found to be around

V/cm. This is comparable to the results obtained in the experiments performed on the LCI MIM.

Joachim N. Burghatrz et al. [13] integrated the MIM and MOS capacitor with capacitance density
of

1

.4 fF/pm^as part of a fully functional bandpass filter in SiGe bipolar technology. The dielectric

used was Silicon dioxide. Due to lower series resistance of the metal electrodes, the MIM had a
high quality factor -8 0 and, while MOS capacitors had a quality factor -2 0 . Hence, it was
demonstrated that the MIM was better suited for narrow-band applications that require high Q
values.
Nangle et al. [14] fabricated MIM capacitors in GaAs technology, with PECVD SiN film under
varying deposition conditions and related the electrical properties of the MIM to the physical
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properties of the dielectric, which were dependent on the deposition process parameters.
Depending on the amount of hydrogen incorporated into the film, the breakdown field strength
varied from 0.4 to 3MV/cm.
Tantalum pentoxide has been gaining wide popularity as a potential dielectric for the MIM
capacitor due to a higher dielectric constant -2 0 when compared to SiN -7 and SiOo - 4. Takashi
Yoshitomi et al. have proposed a MIM structure with TazO; dielectric film, WSiz top electrode, and
TiN bottom electrode. The leakage characteristics of the TazOs dielectric film were studies with
respect to that of silicon nitride films. For SOOA film thickness, leakage current in TazOs dielectric
film was 1/5

of the leakage current seen in silicon nitride films. But as the thickness of the film

was reduced, in this case to

2 0 0

Â, the leakage characteristics of the silicon nitride films were

better than the TazOs film [15]. Use of thinner dielectric films can increase the capacitance density
without increase of chip-area used by the capacitors. Jae-Hak et al. [16] have reported a MIM
structure in GaAs technology with an ultra-thin layer of Silicon nitride (200Â) deposited using a
new process called remote-PECVD. The remote-PECVD process was used to decrease the
effects of impurities such as oxygen and humidity, which degrade the quality of deposited silicon
nitride. The dielectric constant was estimated at 6.7, the capacitance density was - 2.9 fF/pm^
and breakdown field strength was higher than 3.5MV/cm. The top and base plates used were Ti
and Au.
Remmel et al. [11] have demonstrated a MIM structure as seen in Figure 2.1. The dielectric
used is plasma enhanced silicon nitride (PEN) deposited using PECVD process. TaN is used as
top and bottom metal plated. The MIM has a 3-photomask process flow. This is because it
involves an additional feature called bottom electrode window (BEW). The BEW is etched into the
etch- stop silicon nitride layer (ESL: etch stop layers are used to obtain endpoint during the via
etches) that is deposited on the copper metal interconnect. Bottom electrode TaN is deposited on
the BEW feature. This is done to reduce the side wall leakage between the top and bottom TaN
plates. The capacitance density achieved is 1.5 fF/pm^ [17].
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^.TaN top
electrode
PEN
" dielectric
TaN bottom
'electrode
Bottom electrode
window

Figure 2.1 : Cross-section view of 3-mask process MIM structure

The LCI MIM capacitor is (designed and fabricated in order to replace the 3-mask MIM in the
existing technology. This will reduce the process costs, cycle time incurred for the process and
also improve process simplicity.

2.2

Physical properties of PECVD silicon nitride

Plasma deposited CVD silicon nitride is widely used in the microelectronics industry as a
diffusion-barrier coating, charge storage system in non-volatile memories, insulator between
metal levels, mask for lithography process, gate insulator for thin-film transistor, etch stop layer,
surface passivation layer and anti-reflection coating in solar cells. It is also extensively used as an
ultrathin dielectric in capacitors [18].
PECVD technique can be classified as a highly nonequilibrium reaction process. Gas
molecules are mainly dissociated by electron impact to produce very reactive radicals, atoms and
ions in the plasma. These reactive species then condense on the substrate surface to form an
amorphous film. As a consequence of a large temperature difference between the impact electron
(-105K) and substrate temperature (600°C) the deposition can be regarded as a quenching
process. The incorporated silane radicals are unable to give away their hydrogen due to the low
substrate temperature and a hydrogen containing film results. In addition, since the low
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temperature retards the surface diffusion of adatoms, a less dense film is formed, compared to a
high temperature processed film.

Figure 2.2; Configuration for pure Si3N4, a 14 atom cell. All the Si atoms (yellow) are 4-fold
bonded and N atoms (blue) are 3-fold bonded. The band gap -4.8 5 eV. (Courtesy of Motorola)

Unlike crystalline silicon nitride denoted by S^N, (a representation of the crystal structure of
SigNj is shown in Figure 2.2), PECVD silicon nitride is amorphous and commonly denoted as

SiN.Hy. This is due to the incorporation of hydrogen in the PECVD silicon nitride film, during
deposition. Like amorphous Si, an amorphous network of Si and N having insufficient H is
overconstrained by the presence of 4 bonding electrons on Si and three on N. During SiN,Hy
plasma deposition considerable H (-3 0 at.%) becomes incorporated and serves to reduce the
overconstraint by terminating Si and N bonds. By contrast SiOz is not overconstrained, because
the 0 , with only 2 bonding electrons, can more easily adjust itself in the network to find Si
neighbors. This is why SiOz incorporates very small H (- 2 at. %). Bond termination in the
dielectric films is important for many electronic applications, because dangling bonds can trap
injected charge and thereby produce internal electric fields, which alter device properties. [19]
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2.2.1

PEN composition - N/Si ratio

SiN.Hy is a material of widely variable composition. The N/Si ratio can in practice vary
continuously from zero (aSi: H) to almost two (Si(NH)z - silicon di-imide), depending on the
deposition conditions. The H shifts from the Si to N with increasing N/Si [20]. If a plasma
deposited SiN,Hy film has the 4/3 “stoichiometric" N/Si ratio corresponding to crystalline silicon
nitride, the -3 0 at.% H would be equally distributed on Si and N atoms, because each broken
bond of the overconstrained SizN^ would produce one Si and one N dangling bond.
As the composition shifts from N/Si = 4/3 to the N - saturation limit (N/Si = 2. where all of the
H is bonded to the N), the traps apparently are Si dangling bonds or Si-H broken bonds upon
encountering an energetic electron. It turns out that at the N - saturation limit the trapping rate of
injected electrons drops by -10^. [21] In the N - saturation limit, most of the H appears as NH
group and some as NHz groups. NH has two bonding electrons, like 0. so it acts like 0 does in
SiOz to tie together the Si atoms into a glassy network. NHz makes only one bond and is
equivalent to OH in SiOz- With increasing substrate temperature, NHz and NH progressively
combine and evaporate as NH3. The electron-trapping rate of N - saturated SiN.Hy is about the
same as that of plasma-CVD SiOz.
PEN composition depends both on the NHs/SiH^ reactant ratio on plasma power density. Even
with a large NHySiHg ratio of -10, Si-rich nitride is obtained if power is too low [20], which
indicates that NH 3 requires more electron energy to dissociate than does SiHj. This is because NH bonds are stronger than the Si-H bonds and SiHn radicals do not readily react with NH 3 gas. To

obtain N-saturated deposition, power must be sufficient to dissociate enough NH 3 to completely
react with all of the SiHn so as to saturate the depositing Si with bonds to N.

2.2.2

Plasma composition and film precursors

In a NH3/SÎH4 deposition plasma the key precursor species were found to be disilane and
triaminosilane. The following equations outline the chemical reactions taking place within the
plasma, which results in the formation of disilane and triaminosilane. In the plasma, silane
dissociates into a variety of species including SiHz, due to electron impact.
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S1H4 + SiHz

—>

silane

SizHg
disilane

Similarly NH 3 dissociates into a variety of radical species, but with less efficiency, because N-H
bonds are stronger than Si-H bonds. The species react with SiHz to form the various aminosilane
species.
SiHz + NHz
SiHz NHz + NH z

SiH(NHz)z + NHz ^
diaminosilane

^

SiHz NHz
SiH(NHz)z

+ H

Si(NHz)3 + H
triaminosilane

Knight et al. found that disilane and triaminosilane concentrations were strongly correlated to
film performance. Large amounts of disilane in the plasma resulted in excess Si and a large
density of Si-H bonds in the silicon nitride films. Such characteristics are identified with poor
quality, electrically leaky films. Triaminosilane was found to result in stoichiometric or nitrogen rich
films. Also, since the Si in triaminosilane is bonded to nitrogen and not to hydrogen, plasmas with
large amounts of triaminosilane were found to have few Si-H bonds.

2.2.3

PEN deposition process parameters

The reaction of SiH^ with NHzand Nz represents a chemical “oxidation" of the Si. The plasma
generates the NHm oxidant from NH 3 in proportion to the power applied, and this oxidant is, then,
consumed in reacting with the SiH„. The same behavior has been observed [21] in the reaction of
SIH4 with N generated from Nz to form SiN.Hy. In all cases, complete oxidation of the Si requires
the presence of excess oxidant. As SiH4 mass flow rate is increased, the oxidant becomes
depleted as shown in Fig. 2.3 until an endpoint (Fc) is reached, where the oxidant is completely
consumed.
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Figure 2.3 The dependence of depositon rate and available oxidant on Silane flow rate
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Figure 2.4 The available silane and deposition rate on RF power

At higher flow rates, the excess SiHn begins to react with itself to form SizHg gas. which can be
detected by mass spectrometry downstream, and a smaller amount of the S IR deposits as
amorphous Si which becomes an undesired part of the nitride or oxide film. [18]
The experimental results shown in Figure 2.3 is essentially a “titration" of the oxidant Using
S iR , with the appearance of SizHg being the endpoint signal. S IR plasma-oxidation processes
may be “tuned” in this way to produce good electronic material. The amount of available oxidant
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increases with power, and the amount needed increases with S iR flow, so the end-point
condition is represented by a critical ratio,
Fc = (plasma power)/(SiH4 mass flow rate)
Fc ratio is a characteristic of a given reactor and may vary somewhat with reactor geometry and
plasma frequency. Fc also varies with the ease of oxidant dissociation, being largest for Nz,
smallest for NzO, and intermediate for NH3. The Fc point may instead be approached by varying
power at a given S iR flow as shown in Fig. 2.4. Downstream SizHg disappears, and deposition
rate levels out, when there is enough power to oxidize all of the S IR . In this level region, most of
the SiH; is incorporated into the depositing film, so the approximate deposition rate expected may
be found from the SiH; flow rate and is controlled by that rate. In making this calculation, it should
be remembered that the film deposits on all accessible surfaces not just on the substrate.
[18,22,27].

2.2.4 Deposition temperature
The growth rates of PEN films show a negative temperature dependence. In other words, the
growth rate decreases with temperature. This is attributed to adsorption control on the surface.
That is as temperature of the substrate increases, the desorption rate of the active species
attached to the surface increases, reducing the concentration of the adsorbed active species
available to undergo film-forming reactions.
When silicon nitride film is deposited at low temperatures, a number of Si-H bonds are formed.
Si-H is not a strong bond and hence, degrades the film properties by being a source of traps.
Upon annealing the film at a high temperature, the Si-H bonds break and hydrogen diffuses out of
the film. [24]
Klein ef al. [26] deposited silicon nitride thin films, by plasma enhanced chemical vapor
deposition at temperatures between 250 and 50 degrees C from SiH;, Nz and He. At 250 degrees
C using SiH;/Nz/He flow ratios of 1/150/75, films with refractive index=1.80 and H concentrations
<20%, distributed equally in Si-H and N-H units were obtained. The concentration of hydrogen
and its distribution in N-H and Si-H bonds are sensitive to process temperature, suggesting that
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films to be formed at <100 degrees C, with bonded hydrogen configurations similar to films
deposited at higher temperatures. These results show that chemical composition can be
controlled in low temperature silicon nitride deposition.

2.2.5 Film Stress
All films are found to be in a state of stress, which might be compressive or tensile.
Compressive stress in the film tends to bend the substrate such that it becomes convex, while
tensile stress makes it concave. Further compressively stressed films would like to expand
parallel to the substrate surface, while films in tensile stress contract parallel to the substrate and
these films under stress may crack if their elastic limits are exceeded.
Stress in the PEN film is altered by changing a variety of deposition conditions. Generally a
low compressive stress is preferred to reduce the chance of film cracking. This can be achieved
by lower rf frequencies and higher rf power. At higher rf plasma frequencies > 0.5MHz, the stress
in PEN films is tensile, but at frequencies below 0.5MHz, the stress is compressive. This occurs
because at high rf frequencies above 5MHz only the electrons are able to follow the RF field,
while the ions are frozen' in place by their relative mass and inertia. As the frequency is
decreased, the cross-over frequency is reached at which the ions in the plasma can follow the
variations of electric field. Below the cross over frequency, the ions are accelerated by the full
amplitude of the rf voltage. This, in turn, results in a high-energy ion-bombardment of the growing
film. Such “ion bombardment" not only enhances the chemical reactions, but also densities the
film, which produces nitrides with low compressive stress of 0.5 - 1.0 10® dynes/cm^. Dual
frequency plasma reactors take advantage of this phenomenon by simultaneously applying a high
frequency (13.56MHz) field to sustain the plasma and a low-frequency field (50kHz) to control the
film stress. The RF power applied is constant, and its components are low-frequency power (LF
power) and high-frequency power. Increase in the amount of LF power increases the ion
bombardment and increases the film density, which changes the film stress from tensile to
compressive. The advantage of using Nz as the oxidant with silane is that it results in a film with
compressive stress over a wide variety of deposition conditions. The stress in the film becomes
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compressive in nature with increase in pressure, increase in RF power and decrease in silane
flow rate (22, 33, 34].
The variation of film properties like refractive index, deposition rate, stress, H content and Si;N
ratio is tabulated in table 2.1 with respect o process parameters like silane slow, RF power,
pressure and temperature. In the stress column, +T means tensile stress, -C means compressive
stress.

Table 2.1 Variation of film properties with of process parameters

Parameter

Si/N comDosition H content

refractive index

breakdown
deposition rate strength

Stress

----Î

SH4flow

Ü

Î

Î

RF power

a

&

1

Î

pressure

Û

Î

Ü

temperature

X*
X»

&

X»

Increase in value

&

X»

Slight increase in
value

Slight decrease in
value

Decrease in value

2.3

tr

Electrical properties of PECVD silicon nitride

Electrical properties of PECVD silicon nitride are discussed in terms of, its conduction
mechanism and breakdown mechanism in this section.

2.3.1

Conduction Mechanism

The factor that decides if a material is a metal, semiconductor or insulator is its band gap.
Metals have no band gap, semiconductors have a small band gap. Ex: Si = 1.12eV, Ge = 0.66,
GaAs = 5.32. Insulators have a large band g a p , Ex: SiOz = 9eV, Silicon nitride - 5eV. The size of
the band gap determines the conduction mechanism in dielectric films.

R eproduced w itfi perm ission o f tfie co pyrig fit owner. F u rtfie r reproduction prohibited w itho ut perm ission.

24

In an ideal capacitor, flow of electrons will occur only when the breakdown voltage is reached.
But in reality, there are free electrons in every dielectric material, due impurities in the dielectric
and forces within the material itself. When a voltage is applied across the plates of a capacitor, a
leakage current due to the free electrons flows from one plate to another. Electrical conduction
through thin dielectrics has been extensively studied, and the electrical current behavior through
the dielectric can be divided into two main classes; bulk-limited conduction and electrode limited
conduction. In the bulk-limited class, the current is determined mainly by the characteristics of the
dielectric itself, and is independent of the electrodes from which the current originates. In the
class of electrode-limited current class, the conduction is determined by the characteristics of the
electrodes, i.e. the interface from which the current originates. [35]
Silicon nitride belongs to the bulk-limited conduction class. The current through silicon nitride
is determined by the Schottky emission from trapping centers in the nitride bulk and is commonly
referred to as Frenkel-Poole conduction. Thin nitride layers < 300À, however, show a strong
electrode-limited contribution, mainly, due to a phenomenon called Fowler-Nordheim tunneling
(F-N). Silicon dioxide on the other hand, belongs to the electrode limited conduction class. The
current is determined mainly by the electrode characteristics, more specifically by the
characteristics of the injection surface. This is due to the fact that SiOz has a large energy gap
-9eV, while silicon nitride has an energy band gap of - 5eV. Figure 2.5 shows the comparison of
band structure between SiOz and SizN;.
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Figure 2.5 Comparison of band structure between silicon nitride and silicon dioxide: (a) silicon
dioxide, (b) silicon nitride

Silicon dioxide has high-energy barrier at its interface with a metal like Aluminum or
semiconductor like Si. The barrier of 8102 is about 3.2eV for electrons in the conduction band of
Si and 4.8 eV for holes in the valence band. For silicon nitride, the energy barrier is 2 eV for both
holes and electrons. These values of barrier energy shows that conduction through SiÜ2 will be
primarily determined by electron injection, while, in SisN^, both holes and electrons can contribute
to the injection currents.

2.3.1.1

Fowler-Nordheim tunneling mechanism

Conduction mechanism in thin film 8102 (-500A) is considered to follow the Fowler-Nordheim
tunneling mechanism. Oxide represents an impenetrable barrier to injection of electrons from one
plate to another (or to the conduction band of an electrode at its interface), if they possess kinetic
energies smaller than 3.1 eV [36]. However, the wave nature of the electron (or hole) allows a
finite probability for electrons to cross the barrier even if the electron does not posses sufficient
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kinetic energy to overcome thie barrier. This probability increases with increase in applied electric
field and thinner dielectric films. The crossing of the barrier by electrons (holes) with kinetic
energy lower than the barrier is called quantum tunneling. Electrons that are injected into the
dielectric by tunneling are in equilibrium with the lattice and characterized as “cold" as opposed to
“hot" carriers. An expression for the F-N tunneling current expression is given by,
J=A

exp (-B/E)

(2.3.1)

where, A = 1.25 x 10-6 A/V^, B - 240MV/cm, J is current density in A/cm^ and E is the electric
field in V/cm.[35]
Tunneling can be of two types, F-N tunneling and direct tunneling. In F-N tunneling, electrons
are injected into the conduction band of the oxide through the triangular energy barrier as shown
in Figure 2.6a. Once injected into the oxide conduction band, they are accelerated towards the
anode (positively charged electrode), causing current to flow through the device. Direct tunneling
occurs in gate oxides (-3nm ) at low voltages, due to direct tunneling through the forbidden gap of
oxide to the gate or electrode, in this case, the electrons tunnel through a trapezoidal-shaped
barrier as shown in Figure 2.6b.

e tunneling ihrougfi
the triangular

«

energy barrier

Metal

Oxide

Metal

Figure 2.6 a : Fowler-Nordheim tunneling mechanism
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Figure 2.6 b: Direct tunneling mechanism

2.3.1.2

Frenkel-Poole conduction mechanism

Conduction mechanism in PECVD silicon nitride films at high fields dominantly follows
Frenkel-Poole model [37]. In Frenkel-Poole conduction mechanism, electrons in the dielectric
move from trap site to trap site under the influence of the applied electric field. The electric field
lowers the intemai trap barrier height, permitting these electrons to be thermally emitted from the
traps. Electrons from the trap levels located near the conduction band edge, are activated
thermally into the conduction band of the nitride. Similarly, the holes are activated into the
valence band from trap levels near the valence band. This is due to the fact that PECVD films
incorporate a lot of trap levels. The expression for Frenkel-Poole current density is given by;
FcJ = OFpEexp[(-ik-pVE)/kT]
where, p, = trap energy level,
emission co-efficient,

eq is

ofp

(2.3.2)

= Frenkel-Poole conductivity, p = V(q/nEoK) is the Frenkel-Poole

the permittivity of free space and

k

is the relative dielectric constant of
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nitride. Frenkel-Poole conduction mode can be verified by plotting In (J/E) versus E l/2. The plot
should be a straight line and its slope is p/kT [34,37.38.39].

2.3.1.3 Ohmic conduction.
Conduction mechanism in PECVD silicon nitride films at low fields follows an Ohmic model with
linear relationship between applied voltage and current. The charge carriers hop from trap site to
trap site by direct tunneling. The current Vs voltage curve is linear for low voltages (-1MV/cm).
The current density obeys an Arrhenius relationship given by,
J = Oo exp (-Eo/kT) * E

(2.3.3)

where, Oo is the conductivity coefficient, Eq is the activation energy, E is the electric field, k is the
Boltzman’s constant and T is absolute temperature. Scarpulla et al [38] reported an activation
energy of 0.87eV for PECVD silicon nitride [34,38,39].

2.3.2

Breakdown mechanism

Charge injection into a dielectric, whether by tunneling or hot-carrier injection causes
degradation due to broken bonds, generation of interface and bulk traps and charge trapping, and
eventually leads to breakdown. For every dielectric, there is a potential that, if applied across the
dielectric, will break bonds within the dielectric and cause current to flow. Breakdown is defined a
sudden drop in the dc resistance of the dielectric, or the voltage at which there is a significant
increase in current. Breakdown of the dielectric depends on the injected current density, electric
field stress, duration of the stress and total amount of charge injected.
The breakdown mechanism can be due to extrinsic or intrinsic effects. As shown in Figure 2.7,
in a cumulative distribution of the breakdown fields of a capacitor structure, intrinsic failures are
tightly distributed at higher fields. Extrinsic failures are broadly distributed near zero and medium
field ranges. Extrinsic properties of a dielectric are dependent on the cleanliness, uniformity and
repeatability of the fabrication process. Extrinsic breakdown is lower than intrinsic breakdown
fields. Large area capacitors are used to characterize extrinsic breakdown because the
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probability of defects increases with area. The reliability of capacitors depends on the extrinsic
breakdown rather than intrinsic breakdown.

P r o b a b i l i t y plot

ion
I nt ri nsi c
breakdow n
Cumulativc %
di st r i but i on
Ext r i ns i c
br eakdown

50

B r e a k d o w n vol t age
( v ol t s )

Figure 2.7: Cumulative probability distributions of ramped breakdown voltages for -8 0 0 MIM
structures. [38]

2.3.3

Capacitor Lifetime models

The voltage at which a capacitor breaks down is not directly relevant to practical concerns,
since what is really needed is how long a given capacitor will survive at lower field strengths. The
lifetime of a capacitor is predicted using time-to-breakdown tests and charge-to-breakdown tests.
Time-to-breakdown tests are performed under constant voltage stress. A constant voltage is
applied to the electrodes of the capacitor and bias time is the variable. The length of time elapsed
until a breakdown occurs is measured. This test is done at high fields, which means, high
voltages are applied to the device. The operating lifetime is predicted by extrapolation of the high
voltage data to the lower voltage values as shown in Figure 2.8. This is called yime-dependentdielectric breakdown test because the breakdown depends on the stress time.
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Figure 2.8 Time-dependent-dielectric breakdown test

Charge-to-breakdown (Qbd) tests are performed under constant current stress. A constant
current is injected into the dielectric of the capacitor and bias time is the variable. The length of
time elapsed until a breakdown occurs is measured (T^). Qbd is defined as the charge that has
to be injected into the dielectric, which will result in its breakdown.
Qbd = J ' T M

(2.3.4)

where, J is the current density.
Lifetime modeis of dielectrics have been demonstrated by in literature to project operating
lifetimes (at low fields) from the time-to-breakdown or charge-to-breakdown data measured at
very high fields. The relevant lifetime models are discussed here, namely, linear field model,
reciprocal field model, square root of E model and effective thinning model. Linear field model is a
conservative model that projects shorter lifetimes than the other modeis and has the form;
Tbd = «exp (-Y E)
where,

isa constant that depends on the processingconditions of the silicon

(2.3.5)
nitride, exp (-y E)

is the acceieration factor, E is the electric field (V/cm) and y is the electric field acceleration
oarameter.
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The reciprocal field model is of the form:
Tbd = « ex p (G /E )

(2.3.6)

where, = is a constant that depends on the processing conditions of the silicon nitride, exp (G/E)
is the acceleration factor, E is the electric field (V/cm) and G is the electric field acceleration
parameter. G (or y) have reported to be constant for different types of silicon nitride fiims by Yeats
[41].
Scarpulla et al. [38] have proposed a Square root of E ‘ model that has the form,
Tbd = oc/E • exp (yVE)

(2.3.7)

The lifetimes projected using this model is longer than the other lifetime modeis. The linear and
reciprocal models were originally developed for silicon oxide, whereas the Square root of E '
model was developed specifically for silicon nitride films. This model is not yet used in the
industry to project operating lifetimes of a capacitor with silicon nitride as the dielectric. Since the
IC industry has been using silicon dioxide as the preferred dielectric for decades, they still use the
lifetime models used for SiOz, to determine the reliability of SizN^.
Lee et al. [58] have shown that effective thinning model can be used to extend the results for
intrinsic capacitors (small defect-free capacitors) to extrinsic capacitors (large capacitors that
contain defects).

Themodel states that, an extrinsiccapacitor

with the thinnest spot having

thickness d^n would have the same lifetime as an intrinsiccapacitor having uniform thickness of
dm,n. The variation of the extrinsic capacitor lifetimes is, then, simply a result of the variation of
dmin due to variation of some defects. The apparent y (acceleration parameter) derived from the
extrinsic failure distributions is larger than y derived from the intrinsic failure distributions. This is
because a value for the dielectric thickness has to be assumed to convert voltages to fields.
Assuming a nominal thickness instead of d^n will lead to a larger value of y. The dmm value
decreases as the number of defects increase in the dielectric, which explains the trend of larger y
for capacitors with more defects.
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CHAPTER 3

PROCESS METHODOLOGIES
IC fabrication empioys a number of individual process modules. These modules are combined
to define a set of manufacturing steps called process flow, which is used for the fabrication of
monolithic silicon integrated circuits. The Low-cost-lntegration Metal-lnsulator-Metal capacitor
(LCI MIM) is a modular process that can be included at the backend of the process flow between
the last and second last metal interconnect layers.
The MIM module involves deposition of the plasma enhanced silicon nitride (PEN) dielectric
on copper, deposition of tantaium nitride on the dielectric and patterning the top electrode using
photolithographic processes. Oniy one photolithographic step is required in the MIM module and
hence, it is called the 1-mask or Low-cost-integration MIM capacitor. This is a process
enhancement over the existing MIM capacitor, which uses a 3-mask process with the bottom
electrode as tantalum nitride instead of copper. The reason for two additional masking steps is as
follows. Two additional steps of the bottom electrode windowing and TaN bottom eiectrode
deposition require two additional photolithographic masks. Although the use of the copper
metallization layer as the bottom electrode reduces the number of photolithographic steps and
simplifies the process integration, it also brings with it the possibility of copper diffusion into the
PEN dielectric and causing failure of the device at lower voltages.
The methodologies involved in the fabrication of the MIM device like Multi-Level Copper
Interconnect technology, PECVD process for PEN, PVD process for TaN is discussed in detail
below.

32
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3.1

Multi-Level Copper Interconnect technology

The multilevel interconnect technology and the use of low

k

materials are implemented in the

IC industry to improve the speed of the device and the functional density (the number of
interconnected devices per chip area) of the ICs. Device scaling in the IC technology has been
aimed at,
•

Increased circuit performance (by increasing circuit speed)

•

Increased functional complexity of the circuits
However circuit speed and maximum functional density were limited by the interconnect

technology rather than the scaled devices. The interconnect technology also affected other
aspects of IC manufacturing, such as silicon utilization, chip cost, ease and flexibility of 10 design.
Implementation of the multilevel-interconnect technology and use of lower

k

materials has

eliminated most of these limitations. [42]
The number of devices per chip area is referred to as active-device density. Active-device
density increases with decrease in minimum feature size of IC. Functional density, however,
depends on how effectively the devices are interconnected. As the active-device density
increases, there is no gain in functional density unless a large number of devices are
interconnected. As the number of devices per chip has steadily increased recently, the area
needed to route the interconnect lines between the active devices has exceeded the area
occupied by the active devices. Thus the minimum chip area has become interconnect limited.
Hence, continued shrinking of active devices produced less circuit-performance benefits [45].
This limitation is overcome by implementing a multilevel-interconnect system, where the
interconnect area is shared in two or more levels, active device area is increased and functional
density is increased
Copper is replacing aluminum as the interconnect conductor of choice, in the industry. The
main reasons for this transformation are, better electromigration resistance, lower RC delay and
higher thermal conductivity, which are detailed in the following sections. A SEM (scanning
electron microscopy) image of a 3-level metal layer integration using copper as the interconnect
material is shown in Figure 3.1
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Figure 3.1 : SEM cross-section of 3-level copper metal integration

3.1.1 Electromigration
The electric field that exists in the interconnect due to application of voltage necessary to drive
a current, exerts an electrostatic pull on positively charged ion cores toward the cathode area of
the interconnect. This electrostatic pull is insufficient to withstand the oppositely directed "electron
wind” force at high current densities. Therefore, there is a net force that imparts sufficient
momentum to ion cores to propel them into neighboring lattice vacancies. [46]
As a result, this atomic flux generates an accumulation of lattice vacancies in the cathode area
of the interconnect, leading to void fomnation and eventually resulting in open circuit failures in the
interconnect.

It also leads accumulations of metal in the anode area, which creates

protuberances known as "hillocks” that might stress, crack and finally pierce the confining,
insulating dielectric overlayer,

giving

rise to short-circuits

between

interconnects.

The

phenomenon of electromigration occurs when the conductor is subjected to high current
densities, which will be the case with the ever decreasing width of the interconnects.
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Copper has a higher electromigration resistance than aluminum because, copper (at. weight =
63.54) is a heavier atom compared to aluminum (at. weight = 26.9). Due to the larger atomic size
of copper, the corresponding atomic flux created by the force of the electron wind’ in bulk copper
is about 10 orders of magnitude lower than in bulk aluminum. In thin films this difference is three
to four orders of magnitude greater in relation to pure aluminum and about one or two orders of
magnitude greater in the case of aluminum alloys containing copper. Thus replacing aluminum
with copper improves the reliability and increases the lifetime of the integrated circuits. [43]

3.1.2. RC Delay
The signal propagation to and from the device occurs through the interconnections, which are
also capacitatively coupled, to the insulating interlevel dielectric surrounding them. The
propagation of signal through the interconnect undergo a delay relating to charging of the
capacitor called, RC delay. When the minimum feature size decreases below

1

pm, due to the

large RC delay of the interconnects, the speed of a device is limited by the propagation deiay of
the ICs. For an interconnect shown in Figure 3.2, R and C are given by,
R = (p/)/(wtm)

(3.1)

C = (EW/)/to,

(3.2)

RC = (p/^E)/tc,tm
p is the resistivity, I is the interconnect line length, w is the line width,

(3.3)
e

is the permittivity, t„ is the

thickness of the metal and to, = to,i + to,a is the thickness of the interlevel dielectric. The time
constant

t

= RC can be reduced by using Cu which has lower resistivity and dielectric materials,

which have lower permittivity. Using Cu instead of Al as the conductor for the interconnects,
decreases the resistivity from 2.66pGcm to 1 .67pi2cm [44].
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Figure 3.2: RC delay in an Interconnect system

3.1.3

Thermal conductivity

Another advantage of Cu over AI is that it has a higher thermal conductivity and consequently
reduces the temperature rise of devices by conducting heat away faster. The induced theoretical
adiabatic temperature rise of interconnection is given by,
AT =j2p/gS
where

(3.4)

j is the current density, p is the resistivity, g is the density and S is the specific heat of the

interconnect material. Replacing AI with by copper reduces AT by 1.93 due to copper’s higher
thermal conductivity.

3.1.4 Diffusion of Cu
The main issue with using copper is that it results in contamination of the tools used in 10
processing. This is due to its ability to rapidly diffuse in silicon oxide and low-K materials. Copper
has acceptor levels in the middle of the silicon energy gap at 0.24, 0.37 and 0.52eV with respect
to the valence band edge and thus, effeciiveiy acts as a recombination-generation center tor the
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charge carriers. High temperature processes such as thermal treatments like high temperature
annealing that follow the deposition steps further enhance the diffusion of copper. A diffusion
barrier must be used to isolate the dielectric and the silicon substrate from the copper
interconnects. This barrier has to be as thin as possible in order not to negatively impact the
resistivity of the interconnect. It has to have good adhesion with the dielectric and the copper
layers. The different diffusion barrier layers used are, Tantalum, Tantalum nitride and Titanium
nitride [42].

3.1.5

Single and dual damascene process

In the interconnect technology with AI as the conductor, AI is deposited on the whole surface
of the wafer and then etched in order to generate the conductive lines and contacts, at each level
of metallization. The spaces between the metal lines are then filled with the dielectric, the excess
of which is removed. Then the wafer surface is planarized by chemical mechanical polishing
(CMP). In this method, any residual metal is left at the bottom of the feature could generate shortcircuits between the conductive lines. Besides, due to smaller feature sizes, dielectric gap fill has
also become more and more challenging along with lithography overlay issues [47].
To circumvent these problems a new interconnect technology was developed and called
Damascene' in honor of the ancient artisan of Damascus who first developed a similar technique
for inlaying metal into metal. In the Damascene' process a layer of dielectric is, first, deposited.
Interconnect lines are, then, created by etching a trench or canal in the planar dielectric layer and
then, filling the trench with metal. After filling, the excess of metal is removed by CMP, which will
eventually planarize the metal and the dielectric [48].
The schematic diagram describing the dual damascene process is shown in Figure 3.2. In
dual damascene process an additional level, is involved, in which a series of holes (contacts or
vias) are etched and filled in addition to the trench, so that the trenches and vias between two
metal layers are created in one step instead of the two steps in a single Damascene process.
Before the trenches are filled with copper it is first lined with a barrier layer of tantalum (high
melting point, immiscibility with Cu, highly reactive metal that forms strong meiai-rneiai-bond like
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titanium, excellent adhesion to copper, and provides low-resistance ohmic contact) or TaN
(nitrogen in TaN blocks grain boundary diffusion paths). Cu seed layer is deposited by sputtering
on top of the barrier layer. The Cu seed layer is necessary for the subsequent electroplating
operation, in which it acts as a low-resistance conductor for the plating current that drives the
process and also facilitates film nucléation.
The wafers are then immersed in a solution of copper sulfate (CuSO^), sulfuric acid (H 2 SO 4 )
and water. The CuSO^ in the acidic solution breaks up into Cu’ * (cupric) and S O /' ions. The
wafers act as the cathode and have the conductive Cu seed layer on the surface for nucléation.
The cupric ions arrive at the cathode, acquire 2 electrons and get reduced into Cu metal, which
gets plated on the metal surface. [49]. The experimental set-up is shown in Figure 3.3.

Cu ste ik d \ \ a Ter (C alhodc )

C nntaa Ring & Seal
Difru.ser

Aniiik
(C oppt r/Phosphurmis )

Conaant Bbth Flow

Figure 3.3: Experimental set-up of copper plating process

Copper Interconnect processing thus includes deposition of a planar insulator layer called the
Interlevel Dielectric, etching the metal and inlaid via trenches, deposition of diffusion barrier-layer
like tantalum and tantalum nitride, Cu seed layer deposition, copper fill by electroplating and
chemical mechanical polishing of Cu.
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Figure 3.4.a: The structure with Cu metal before another interconnect level is fabricated on it.
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Figure 3.4.b; The structure with ILD layer and PEN ESL deposited.
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Figure 3.4.c; The structure depicting the photolithography step with photoresist for via locations.
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Figure 3.4.d: The structure showing the PEN etch for the via
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Figure 3.4.e: The structure showing the second ILD layer
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Figure 3.4 f: The structure depicting photolithography step with photoresist for creating vias
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Figure 3.4.g: The structure showing Plasma etch of the dielectric (Reactive Ion Etch), metal
trench and via are generated during the same step (dual damascene)
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Figure 3.4.h: The structure showing the diffusion of barrier layer, Cu seed and copper plate
followed by CMP of copper.

3.2

Plasma Enhanced Chemical Vapor Deposition

The formation of thin films is accomplished by a large variety of techniques, which can be
conceptually divided into three broad categories [51].
1)

Film growth by the interaction of the vapor deposited species on the substrate. This included
thermal oxidation and nitridation of single crystal and poly silicon, and the formation of
siiicides by the direct reaction of a deposited metal and substrate

2)

Film formation by deposition without causing changes to the substrate material.

3)

Coating of the substrate with liquid which is then dried to form a solid thin film. This is done
most commonly by spin-coating as part of the photo resist process.
The second group divides into three subclasses of deposition. The first of these classes is

Chemical Vapor Deposition (CVD) used for the formation of amorphous and poly-crystalline
materials. The second is Physical Vapor Deposition (PVD), in which the constituents of the thin
film are physically dislodged from a source to form a vapor. The vaporized material is, then,
transported across a reduced pressure region to the substrate, where it condenses to form a thin
film. The PVD process includes sputtering and evaporation. The third subclass of deposition is
one in which the CVD process is used to form single-crystal thin films. This process where, the
deposited film properties like crystal structure and orientation, is related to that of the substrate, is
termed epitaxial growth.
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3.2.1

Chemical Vapor Deposition

Chemical Vapor Deposition is defined as the formation of a solid film on a substrate by
the reaction of vapor- phase chemicals (reactants) that contain the required constituents. The
reactant gases are introduced into a reaction chamber and are decomposed and/or reacted upon
at a heated surface to form a thin film. In the CVD process, the reactant gases do not react with
the substrate, and therefore, do not consume any substrate surface material. A wide variety of
amorphous and polycrystalline thin films are deposited in the Ultra large scale integration (ULSI)
fabrication technology using CVD process. Single-crystal silicon films are also grown using CVD
epitaxial technique [52].
Regardless of the method of formation of thin films should exhibit the following requisite
characteristics; good thickness uniformity; high purity and density; controlled composition and
stoichiometry; high degree of structural perfection; good electrical properties; excellent adhesion;
good step-coverage and low defect density. To satisfy these demanding criteria, specific
deposition techniques have been developed to achieve the required capabilities. CVD is selected
over competing deposition technologies because of the following advantages: high purity deposits
due to availability of pure process gases, possibility deposits with a variety of chemical
compositions can be deposited, good economy and excellent process control.
CVD has three practical aspects to be monitored. First, the deposition time needed to
form the film should be sufficiently short to permit adequate wafer throughput. Second, the
process temperature must be low enough so that it does not adversely impact the microstructural
stability of the previously deposited layers. Third, the CVD process should not allow by-products
of the reactant gases to become incorporated into the growing films. The chemical reactions
leading to the formation of the solid film can be either heterogeneous reactions (take place on the
wafer or close to the wafer) or homogenous reactions (take place in the gas phase).
Heterogeneous reactions are preferred because such reactions occur selectively on heated
surface and produce good quality films. Homogenous reactions, on the other hand, form solid
clusters of depositing material in the gas phase, which rain down on the growing film, resulting in
defects in the film, poor adhesion and low density film.
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CVD is further categorized based on several factors like temperature and pressure.
Based on the reactor temperature CVD reactors can be distinguished as hot-wall and cold wall
reactors. In almost all CVD processes, the film is deposited at temperature significantly higher
than the room temperature. The walls of the reaction chamber are maintained at T*. The wafers
rest on a holder maintained at temperature T,. The Hot wall reactors have T« > T,. The cold wall
reactors have T«, < T,. The pressure regime of operation is used to distinguish reactors as, the
atmospheric pressure or the reduced pressure reactors. The reduced pressure reactor group is
further split into a) low-pressure reactors (LPCVD) in which, the energy input is entirely thermal b)
Plasma enhanced CVD reactors (PECVD) in which, the energy is partially supplied by both
plasma and thermal means. New high-density plasma (HDP) reactors are also available.
The atmospheric pressure reactors operate in the mass-transport-limited regime, and
therefore are designed such that the same amount of flux of reactants is delivered to each wafer.
Therefore, the wafers cannot be stacked and have to be laid flat on a horizontal surface. This
increases the chances of falling particles being incorporated into the film, which is undesirable.
The low-pressure reactors operate in the surface-reaction-rate-limited mode because the
diffusivity of the reactant gas is sufficiently increased by the low pressure and no longer controls
the growth rate of the film. But in this case precise spatial temperature control is warranted to
achieve same growth rate on all wafers. Low pressure reactors can accommodate a larger
number of wafers per run because wafers can be stacked side by side.

3.2.2

Plasma enhanced Chemical Vapor Deposition

PECVD provides a method of depositing films like SiOz and silicon nitride over AI and Cu,
which do not have the thermal stability to accept coating by any other method. This process
differs from LPCVD by the method of energy input. In addition to thermal energy, it uses a rfinduced glow discharge to transfer energy into the reactant gases. This allows higher deposition
rates at lower temperatures compared to the LPCVD and APCVD. Low substrate temperature is
a major advantage of PECVD. The other advantages of the PECVD process are: good adhesion
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of the film, low pinhole density in the film, good step coverage of the film, and compatibility with
fine-line pattern transfer processes and good electrical properties of the deposits.

3.2.2.1 Glow Discharge
Glow discharge is a self-sustaining type of plasma. Plasma is a partially ionized gas consisting
of equal concentration of positive ions and negative particles (electrons and negative ions). The
low-pressure diffuse plasma known as glow discharge is especially useful in thin film processes
for sputtering, for activation of gaseous material, and for ion bombardment of the deposition
surface.
Plasma or glow discharge is generated by the application of an rf field to a low pressure gas,
thereby creating free electrons within the discharge region. Electrons gain sufficient energy from
the electric field so that when they collide with gas molecules, these molecules transform into a
variety of species, including radicals, ionic species, atoms and molecules in excited states. The
net effect of the interaction among these reactive molecular fragments is to cause chemical
reactions at a much lower temperature than in conventional CVD reactors that operate without
the presence plasma. The energetic species are, then, adsorbed on the film surface. These
radicals have higher sticking co-efficient and hence, form stronger bonds compared to the
feedstock gas molecules and migrate easily along the surface after adsorption, which results in
good film conformality. The adatoms that are adsorbed on the surface are subject to electron and
ion bombardment, undergo rearrangement reactions, new bond formation, film formation and film
growth. The adsorbed atoms also diffuse to more stable sites and the resulting reaction products
are, then, desorbed from the film. Desorption rate depends on substrate temperature and at
higher temperature fewer by-products are entrapped at higher temperatures.
PECVD films are less stoichiometric due to the inhomogeneous spatial distribution of the
reactants, whose effect is magnified when the pressures are low. In addition to the desired
products, by-products and incidental species like hydrogen, oxygen and nitrogen are incorporated
into the resultant film. Excessive incorporation of these contaminants may lead to outgassing and
cracking or peeling during later thermal cycles. The depositing process is dependent on rf power
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density, frequency (50kHz - 13.56MHz) and duty cycle, in addition to usual parameters of gas
composition, flow rates, temperature and pressure. PECVD is a surface reaction rate limited
process i.e tfie film growth rate is limited by the surface reaction rate. Hence the film thickness
uniformity depends on the controlled substrate temperature.

3.2.2.2

PECVD Reactor

The three types of PECVD reactors are: 1) parallel plate, batch 2) stepped mini-batch radial
and 3) single wafer. The PECVD reactor used to deposit the PEN layer is a single wafer tool. A
schematic cross-section view of the tool is shown in Figure 3.5. It is a cold wall PECVD reactor.
Multi-chamber single wafer systems called "cluster tools" have also gained widespread
acceptance in the industry. The "cluster tools” have up to four individual process chambers, with
each chamber self-contained and bolted onto a central loadlock/wafer handling subsystem. The
automatic wafer handler can transfer wafers under low pressures into any of the four chambers.
The CVD chamber consists of a gas dispersion head that also sen/es as an electrode, which is
powered by a RF generator. The wafers are loaded onto the susceptor, which is automatically
adjusted to provide various electrode spacing. Heater module consists of an array of lamps,
which provides rapid radiant heating of each wafer. The electrodes also permit an in situ plasma
cleaning step (using CgFg) to be automatically performed after each run, so each wafer is
exposed to the same processing environment. [52]
Film stress can be decreased by either increasing the RF power or the decreasing the RF
frequency. High power increases ion bombardment, which results in a more compressive
stressed film, which is undesirable. The PEN film for the MIM capacitor is deposited using NH],
SiH4 and Ng chemistry. The overall deposition chemistry is dictated by the chemical reaction
given by,
SiH4 (gas) + NH 3 (gas) + Nz (g a s )-------------- > SixN,Hz (solid) + Hz (gas)

(3.5)

Silane and ammonia are reacted in a plasma at 400°C. The ratio of partial pressures of Nz:
SiH4 is in the order of

1 0 0 0 :1

to prevent silicon-rich formation since the Nz dissociation rate in a

R eproduced w ith perm ission o f the copyright owner. F urther reproduction prohibited w itho ut perm ission.

46

plasma is much lower than that of silane. The ratio of partial pressures of NH3: SiH^ is in the order
of 2 0:1, since NH3 dissociated more readily than Nz.

Schematic of PECVD reactor
Matching netw( rk
RF tuning
Gas manifold

Load lock
chamber
Wafer transfer
arm \

spindle

leater bloci

[Process
chamber

To vacuum pump

^ W a fe r transfer
mechanism

^

Spindle
mechanism

Figure 3.5: A schematic picture describing a single-wafer PECVD system.

The advantage of using nitrogen is that films SiHa • Nz derived films have less hydrogen and
an excess of N. The compressive stress range is controlled between -6 2 and -111 MPa. The
refractive index of the order of 1.8 . Higher refractive index indicates Si-rich films. The deposition
rate is about 40Â/sec. The RF power used is 523 Watts, pressure is 4.8 torr and temperature is
40G°C.
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3.3 Tantalum Nitride Reactive Sputter deposition
Tantalum Nitride is used as the top electrode of the MIM capacitor. It is deposited by reactive
sputter PVD process. Sputtering is a term used to describe the mechanism in which atoms are
ejected from the surface of a material when that surface is struck by sufficiently energetic particle.
It has become the dominant technique for depositing metallic films like aluminum alloys, titanium
and its alloys, tantalum and cobalt. The introduction of reactive gases into the sputtering chamber
during the deposition process allows compound films to be deposited by sputtering, in a process
termed reactive sputtering. Traditionally used PVD evaporation methods of metal deposition have
been replaced by sputtering films because they have many advantages like, uniform thickness
over large wafers, thickness control, controlled alloy composition, controlled step coverage and
grain size. In general, sputtering process consists of four steps, 1) ions are generated and
directed at a target, 2) ions sputter the target atoms, 3) the sputtered or ejected atoms are
transported to the substrate, 4) upon reaching the substrate the atoms condense to form a thin
film. In the case of reactive sputtering, the additional steps are; dissociation of the reactive gas
. molecules by the plasma and interaction of these gas radicals with the sputtered ion.

The tool used to deposit the TaN film is a conventional PVD chamber from Applied Materials
Endura platform [54]. The reactive sputtering process used for depositing TaN uses Tantalum
metal target, Ar and Nz process gases. It is called reactive sputtering because nitrogen gas reacts
with the sputtered Ta to form TaN. The target used is pure Ta that is sputtered in to a glow
discharge containing a gas mixture of Ar and Nz. Pure Ta metal is used instead of TaN target to
increase the purity of the target and reduce fabrication costs. Sputtering of an alloy is not favored
because the composition of the film is not the same as that of the alloy and depends on many
factors like atomic mass of the alloy components, since the lighter atom is more heavily scattered
by the Ar ions in the plasma than the heavier atom. The TaN compound is formed when the
sputtered Ta atoms are transported to and adsorbed on the wafer surface and then react with the
nitrogen gas molecules that impinge on the wafer surface. The plasma provides enough energy

R eproduced w ith perm ission o f the copyright owner. F urther reproduction prohibited w itho ut perm ission.

48

to dissociate the nitrogen molecule into atomic nitrogen that subsequently interacts with Ta atoms
to form TaN.
The glow discharge is a self-sustaining type of plasma. Sufficient number of electrons is
necessary to sustain the plasma and the Ta metal target is the source of electrons (secondary
electrons emitted due to the impinging of the Ar ions) that sustains the discharge, because it
emits secondary electrons when struck by the Ar ions. The Endura uses do magnetron sputtering
to provide high deposition rates. This is done by using a magnetic field to help confine the
electrons near the target surface. As a result, higher current densities are achieved at lower
pressures. Lower pressures are important for high deposition rates, because at high pressures
the sputtered atoms undergo many collisions, which result in poor transport towards the wafer
surface and low deposition rates. The wafer is placed as close as possible to the cathode, just far
enough such that the negative glow is not extinguished. This is called obstructed glow, and it
enables most effective collection of the sputtered material onto the substrate.
Hence the combination of deposition power, Nz: Ar partial pressure ratio and total pressure
dictates the composition of the deposited film and hence the electrical properties such as
resistivity and temperature coefficient of resistance. Typical process conditions of the depositions
are, P,otai = 8 m torr, T = 300°C and a power - 3kW.

3.3.1 Deposition rate
The deposition rate is affected by the Nz : Ar partial pressure ratio and deposition power as
shown in Figure 3.6.[55] As more Nz is added the target gets contaminated. The nitrided target
has a lower sputter yield than Ta metal target and therefore, the deposition rate drops [55].
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Figure 3.6 TaN deposition rate as a function of N 2 flow at 3kW and 5kW deposition power

3.3.2

Resistivity and Temperature co-efficient

For a given power and total pressure, an increase in the N;:Ar partial pressure ratio,
increases the film resistivity and results in the temperature coefficient of resistance (TCR)
becoming more negative (figure 3.9). The reason for the change in the resistivity is because of
the change in the phase content of tantalum nitride deposited. The phase changes from p -Ta to
a-Ta to fee TaN with increase in the Ng flow. As shown in figure 3.7, with change in power the
shape of the resistivity curve, as a function of Ng remains the same, although higher power and
lower resistivity. As the film becomes richer in nitrogen content, the resistivity and TCR increase
in magnitude as shown in Figure 3.8. Higher resistivity films are obtained by increasing the
nitrogen content of the film.
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Figure 3.4; Resistivity Vs Ng flow rate (sccm).

400

200
TCR Spec. Limit

-

B.-200

-600

3 kW (kp. power

"

30

50

-800

0

10

20

40

N, Flow (%)

Figure 3.5: Temperature co-efficient of resistance Vs N2 flow rate (sccm).
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The N2 bleed-off step is when the N2 flow is turned off for the last 2 seconds. This is done to
improve the wafer to wafer repeatability of the sheet resistance. The top surface of the film is Ta
rich due to this bleed-off step. The 450Â TaN layer is not only used as the top electrode of the
MIM capacitor, but also as another passive component, the thin film resistor. The sheet
resistance of the TaN used is about - 50 ohms/sq. The temperature co-efficient is about
200ppm/°C, which translates to a variation of resistance per degree Celsius is 200pohms.

400
200

U
0

0

TCR Spec. Limit -

1

-200

u

-400
-600
-800
0

100 200 300 400 500 600 700 800
Resistivity (pohm-cm)

— Incr. N content
Figure 3.6; TaN film temperature co-efficient of resistance as a function of resistivity.
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CHAPTER 4

FABRICATION PROCESS STEPS OF MIM CAPACITORS
The metal-insulator metal (MIM) capacitor is fabricated between the last two levels of the
copper metal interconnect layers. The MIM is located in the Interievel dielectric layer (TEOS).
Placing the MIM as far away as possible from the substrate, the parasitic capacitance from the
substrate is minimized which results in good high frequency performance of the capacitor. The
MIM capacitor consists of copper bottom electrode, which is the second level interconnect layer.
The dielectric is plasma enhanced silicon nitride which is also the etch stop layer for the inlaid via
etch. The top electrode is tantalum nitride.
The fabrication process of the MIM involves the use of only one additional photomask layer for
the Tantalum nitride top electrode. Hence it is called low-cost-integration MIM capacitor. This
integration schematic reduces process cost not only due to reduced photomasks, but also by
reducing cycle time and increased throughput. The process steps involved in the fabrication are
given below in Table 4.1
The copper bottom electrode, which is also the interconnect metal is electroplated and polished
using chemical mechanical polish process. This process is critical to the electrical characteristics
of the capacitor, because the roughness of the copper electrode can affect the electrical
breakdown field strength characteristics of the dielectric as sharp conductor edges result in high
electric fields. A cross-section view of the structure after this step is shown in Figure 4.1. The
plasma enhanced silicon nitride, which is the dielectric material of the MIM capacitor is deposited
on the copper surface by plasma enhanced chemical vapor deposition method. The input gasses
for the process are ammonia, nitrogen and silane. The process temperature is 400°C. Process
pressure is 4.8 torr. The thickness of the PEN film is of the order 500A and 380A.
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Table 4.1 ; Fabrication process steps of tfie MIM capacitor.

Step#

Description of steps

4

Copper Metal 2 electroplating, anneal at 250°C and chemical mechanical polish
(bottom electrode)
370À of Plasma enhanced silicon nitride deposition by PECVD process (etch stop
layer and MIM dielectric)
Deposition of 450À Tantalum nitride by reactive sputter process in Endura tool from
Applied materials (top electrode)
Deposition of 500À Plasma enhanced silicon nitride by PECVD process (hard mask
layer)

5
6
7
8
9
10
11

Deposition and patterning of photoresist
Etch of TaN top electrode to define the MIM capacitor
Deposition of Interievel dielectric layer (TEOS)
Inlaid metal trench etch and inlaid via etch
Deposition of barrier layer (Ta), Cu seed layer (1500A)
Copper Metal 3 electroplating, anneal at 250C and chemical mechanical polish
Passivation.

1
2
3

The PECVD chamber used is from the Applied Materials Producer tool. The details of the
process are discussed in Section 3.2. A cross-section view of the structure at this step is shown
in Figure 4.2.
Tantalum nitride (450A), which is the top electrode of the MIM capacitor, is deposited on the
PEN layer by reactive sputtering process. The target metal used is tantalum, and the process
gases used are nitrogen and argon. The process temperature is 300°C and pressure is

8

mtorr.

The details of the process are discussed in Section 3.3. A cross-section view of the structure after
this step is shown in Figure 4.3. Another SOOA of PEN layer is deposited on the TaN film. This
layer of PEN is used as a hard mask during the via etch. A cross-section view at this step is
shown in Figure 4.4. Photoresist is deposited and patterned such that it covers the portion of the
TaN, which will act as the top electrode of the MIM capacitor. A cross-section view of the
structure after this step is shown in Figure 4.5.
The pattern of the top electrode is defined by etching the areas uncovered by the photoresist.
A cross-section view of the structure after this step is shown in Figure 4.6. An interievel dielectric
layer (ILD) of thickness 9500À is deposited and polished back to 6500A. This is done to planarize
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the surface of the wafer. A cross-section view of the structure after this step is shown in Figure
4.7. Metal trench and vias openings are etched into the ILD layer. The metal trench and via is
etched at the same time, hence the process is called dual-damascene process. The via makes
contact with the bottom electrode and top electrode of the MIM capacitor. A cross-section view of
the structure after this step is shown in Figure 4.8. The metal trench and the via opening is lined
with a barrier layer (Ta) to prevent the diffusion of copper into the ILD film. A Cu seed layer id
deposited to facilitate the electroplating process of copper. Next, electroplating of copper is done
and the metal and via is filled with copper. A cross-section view of the structure after this step is
shown in Figure 4.9. After the annealing step, the surface of the wafer is then polished using
chemical mechanical polishing process. Passivation layer is then deposited to protect the wafer
from environmental damage.

u bottom electrode

Interievel dielectric layer

Figure 4.1; STEP 1 : Chemical mechanical polish of copper bottom electrode

PEN dielectric

Cu bottom electrode

Interievel dielectric layer

Figure 4.2: STEP 2 : Deposition of PEN dielectric layer
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Top electrode
Tantalum nitride
PEN dielectric
Cu bottom electrode

Interievel dielectric layer

Figure 4.3; STEP 3 : Deposition of TaN top electrode of MIM capacitor

Hardmask PEN

Top electrode
Tantalum nitride

PEN dielectric
L-Cu bottom electrode

Interievel dielectric layer

Figure 4.4: STEP 4 : Deposition of hardmask PEN layer.
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Photoresist
Hardmask PEN

Top electrode
Tantalum nitride

PEN dielectric
u bottom electrode

Interievel dielectric layer

Figure 4.5: STEP 5 : Deposition and patteming of photoresist

Hardmask PEN

Top electrode Tantalum
/
nitride

PEN dielectric

Cu bottom electrode

Figure 4.6: STEP 6 : TaN Top electrode etch
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Interievel dielectric layer (TEOS)

Top Electrode (T aN)
PEN dielectric
Bottom Electrodi (Cu)

Figure 4.7: STEP 7 : Deposition of ILD layer

Via etch
TaN top electrode
PEN dielectric
Cu bottom electrode
(Metal2)

Figure 4.8: STEP

8

: Metal trench and via etch
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—fopper Metal 3

Copper Via

TaN top electrode
PEN dielectric
Cu bottom electrode
(Metal2)

Figure 4.9: STEP 10 : Filling of metal trencti and via with copper metal.
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CHAPTER 5

RESULTS AND DISSCUSSION
The Metal-lnsulator-metal capacitor used in this work, uses tantalum nitride and copper as the
two metal electrodes and PECVD (Plasma enhanced chemical vapor deposition) silicon nitride as
the dielectric. The cross-section view of the MIM is shown in Figure 5.1.

Cross-section o f M IM

Top electrode
Dielectric
Bottom electrode

Figure 5.1 : Cross-section view of the MIM capacitor.

In this chapter, the procedure of the experiments performed to determine the dielectric
constant of PECVD silicon nitride, capacitance density, voltage coefficient of capacitance (VCC),
conduction mechanism, breakdown mechanism of the MIM capacitor, are explained and the
results obtained are discussed. Additionally, the procedure of the experiment performed to study
the effect of copper diffusion (into the dielectric) on the leakage current is explained and the
results are discussed In Section 5.6.
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5.1 : Dielectric constant.
The dielectric constant of the silicon nitride layer used as the dielectric, in this work, is
determined by the following method. A capacitor of known area is chosen, and its capacitance
value is measured using an LCR meter. The frequency at which the capacitance was measured
is lOOKHz and the ac signal used for the measurement was of amplitude 50mV. No dc bias was
applied to the capacitor. At zero bias, the capacitance value measured is converted into
capacitance density by dividing the capacitance by the area of capacitor. From equation 1.2, the
slope of capacitance per unit area versus the reciprocal of dielectric thickness is the permittivity of
the dielectric material. The area of capacitor and dielectric thickness are obtained from the
process design, and were verified using transmission electron microscopy (TEM) images.
The value of capacitance and the corresponding thickness of the dielectric is given in Table
5.1. The slope of the cun/e in Figure 5.2 yields the value of the relative permittivity, e, as:
Er = £/Êo = 7.4

(5.1)

where £ = 6.62 x 10 " F/m and Eq = 8.85 x 10'’^ F/m
The value of the dielectric constant depends on the method of deposition used. The standard
silicon nitride film is deposited using Chemical Vapor Deposition (CVD) is also reported to have a
dielectric constant -7.5. In the case of PECVD process, due to the presence of hydrogen in the
film, the dielectric constant varies with the film composition. The composition of the silicon nitride
varies as a function of deposition temperature, pressure and process gas ratios, (described in
Section 2.2). Hence, the physical properties of the dielectric material directly affect the electrical
properties of the MIM.
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Table 5.1 : Capacitance values for different dielectric tfiickness.
Capacitor Area
(um2 )

Dielectric Thickness
Series

(A)
185
270
350
500

1
2

3
4

Capacitance (pF)

9000
9000
9000
9000

Capacitance density
(fF/um2)

29.34
19.98
15.57
8.55

Capacitance density versus 1/d
4 10“

y = 0.27238 + 662.28% R= 0.99528
3 10" -

310® -

i

210"

I
2 10"

1 10®
;
L -L. .1 I L . 1 1 .1 1 : { : I : j. .1 _ L .. 1 t I { 1. 1 _ 1 _1 t 1 1 _ I _ L
510'
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1

/d (1 0 '®m ’)

Figure 5.2: Plot of capacitance density Vs 1/dielectric thickness of the MIM capacitor
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5.2: Capacitance density
Capacitance density of the MIM capacitor is the capacitance per unit area and is a function the
thickness of the dielectric layer. The capacitance of several MIM capacitors with various dielectric
thickness is measured using a LCR meter at OV dc bias. The capacitance density of each
capacitor is plotted as a function of the dielectric thickness in Figure 5.3. It is observed that there
is an inverse relationship between capacitance density and dielectric thickness, as the dielectric
kiecomes thinner, the capacitance density increases. This agrees with the capacitance equation
1.2

presented in Section 1 .2.

-E— breakdown field

•C/A

Dielectric thlckness>versus-capdensity and breakdown voltage
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3 10'i“ L
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I
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(D

Q.

I
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Dielectric thickness (10 m)

Figure 5.3: Capacitance density Vs dielectric thickness of the MIM capacitor
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For commercial technologies, high capacitance density is desired, because it reduces the
capacitor size for the same amount of capacitance. Smaller capacitors directly translates to chipsize reduction. However as the dielectric thickness decreases the reliability of the MIM
decreases. Hence there is a trade off between capacitance density and breakdown field of the
MIM capacitor. The LCI MIM has been fabricated to achieve a capacitance density of 1.6 pm^
which results in an intrinsic breakdown field of -8-9MV/cm. The details of measurement of
breakdown field are given in Section 5.5.

5.3; Voltage coefficients of Capacitance (VCC)
Voltage coefficient of Capacitance (VCC) are used to describe capacitance as a polynomial
function of the applied voltage as,
C = Co (1 + aV + bV^).
C is the capacitance at voltage V, Co is capacitance at 0 V, a is the linear voltage coefficient
(ppm/V) and b is the quadratic voltage coefficient (ppm/V^). The value of the capacitance of the
MIM capacitor for different applied dc voltages was measured using an LCR meter. The
capacitance and voltage data is shown in Table 5.2. The voltage coefficients are extracted by
fitting a polynomial equation to the capacitance C, versus voltage V, plot. A plot of C-V is shown
for the MIM capacitor with dielectric thickness 500Â is shown in Figure 5.4. The capacitance
varies by 0.7% over a voltage range of OV to ±5V. The plot is symmetric with respect to OV. A
polynomial fit given by equation 5.2 was performed and the linear (a) and quadratic (b) voltage
coefficients were obtained. VCC is commonly described in ppm/V (parts per million/volt) or
ppm/V^. Values of a and b obtained were 100ppm/V and 260ppm/V.
The fit equation from the Figure 5.4 is:

r
—
Q

=1 + 0.0001 V + 0.000260V^
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The variation in capacitance for the voltage range is small compared to double-poly capacitors
and metal-insulator-semiconductor capacitors. There are two possible reasons for the variations;
increasing d with V and decreasing dielectric strength

e.

The physical mechanism that migth

causes the change in thickness is not obvious. It definitely is not any mechanism that relates o
electrode penetration due to migration of electrode materials into the dielectric, as the C-V plot is
symmetric about OV, whereas the electrodes are not the same on either side. The quadratic term
in voltage suggests that probably the dielectric is non-linear. In other words, the polarization, P, is
related to electric field as,
P = eE + e’E^
where

e

is the permittivity,

e’

(5.3)

is the second order coefficient with units of V '. This behavior needs

to be studied further in the future.

Table 5.2: Capacitance at different bias voltages

Applied bias
(Volts)

Series
Number
1

Capacitance
(pF)
0

2

0.5

3
4
5

1.5

6

7
8

9
1 0
11

1

2

2.5
3
3.5
4
4.5
5

22.26
22.25
22.26
22.25
22.24
2 2 .2 2
2 2 .2

22.18
22.16
22.13
2 2 .1

Normalized
capacitance
(C/Co)
1

0.999551
1

0.999551
0.999102
0.998203
0.997305
0.996406
0.995508
0.99416
0.992812
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Figure 5.4; Capacitance Vs Voltage curve of the MIM capacitor

5.4: Conduction mechanism in MIM capacitor.
In an ideal capacitor, flow of electrons will occur only when the breakdown voltage is reached.
But in reality, there are free electrons in every dielectric due to unintentional impurities. When a
voltage is applied across the plates of a capacitor, a leakage current is observed due to the flow
of free electrons.
The l-V curve shown in Figure 5.5 is obtained by sweeping the voltage across the top
electrode of the capacitor from 0-40 Volts, while the bottom electrode was grounded and viceversa. Although the two different materials (Cu and TaN) are used as electrodes there is no
significant difference in the l-V curves in the positive and negative regions. That is, the l-V
characteristics is symmetric with respective to OV. This shows that the dielectric belongs to the
bulk-limited conduction class as explained in Section 2.3.1.
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Figure 5.5; Current density Vs Applied voltage of the MIM capacitor

Note that from 0 to 7V, the l-V characteristic increases as a (1 • e“'') function and from 7V and
above, it increases exponentially with voltage. The initial (1 • e“'') type behavior correlates well
with the parabolic behavior of C-V characteristics in the 0 to 5V range.
As explained in Section 2.3.1, the conduction mechanism in PECVD silicon nitride is fielddependent. At high-applied fields ( >2MV/cm ) the l-V characteristics follows the Frenkel-Poole
conduction mechanism and at low fields ( < 2MV/cm), it follows an Ohmic model [37]. This is
called Frenkel-Poole-Ohmic (FPO) conduction model and as shown in Figure 5.6 two distinct
slopes for the low and high field regions are observed as shown in Figure 5.6.
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Figure 5.6: Frenkel-Poole and Ohmic model for conduction mechanism of MIM dielectric

5.4.1

: Frenkel-Poole conduction Model

In the Frenkel-Poole conduction mechanism, electrons in the dielectric move from trap site to
trap site under the influence of the applied electric field. The electric field lowers the internal trap
barrier height, permitting these electrons to be thermally emitted from the traps. Electrons from
the trap levels located near the conduction band edge, are activated thermally into the conduction
band of the nitride. Similarly, the holes are activated into the valence band from trap levels near
the valence band. This conduction can be significant, because PECVD films incorporate a high
density of trap levels compared to thermally grown films.
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Figure 5.7: Current density/Electric field versus E''^ exhibiting F-P conduction model behavior

The expression for Frenkel-Poole current density is given by:
J fp

=

app

E exp

[-(0 ,

- pVE)kT]

(5.4)

where, app = Frenkel-Poole conductivity = qnp; n is the density of charge carriers in the dielectric,
p is their mobility, q is the electronic charge = 1.6 x 10 ’®C, E is the electric field (V/cm),
P = V(q/TtEoK) = 2 .77 x 1 0 ^ (cm -V )’'^ is the Frenkel-Poole emission co-efficient, Eq is the
permittivity of free space = 8 .85 x 10 ’‘‘ F/cm and

k

= 7 .4 is the relative dielectric constant

of the PECVD nitride used in this study. Frenkel-Poole conduction mode can be verified by
plotting In (J/E) versus E l/2 . The plot should be a straight line whose slope = p/kT.
A plot of J/E Vs E’'^ is shown in Figure 5.7. For electric field > 2MV/cm ( V > 10V) the plot is a
straight line. This clearly shows that, at applied electric fields higher than 2MV/cm, or applied
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voltage > 10V for tfie given structure, the conduction current in the PECVD silicon nitride follows
the F-P current equation.

5.4.2: Ohmic model
The leakage current in PECVD silicon nitride for fields less than 2MV/cm follows an Ohmic
model, (i.e V=IR) [38]. The Ohmic mechanism is believed to be a hopping conduction mode
where carriers hop from one trap site to another by direct tunneling at low fields [38]. The
conduction current density as a function of electric field E, is given by,
J = Oo exp (-Eo/kT) * E

(5.5)

Where, Og is the conductivity coefficient, Eq is the activation energy, E is the electric field, k is the
Boltzman's constant and T is absolute temperature. An activation energy of 0.87eV reported for
PECVD silicon nitride by Scarpulla et al [34],[38],[39] is used in this work.. A plot of J Vs E shown
in Figure 5.8 follows a linear equation. This shows that the conduction current at fields less than
2MV/cm is Ohmic in nature. The equation that the data follows is:
J = 6 . 0 4 e 1 6 x 1 0 - ® *1 . 5 * E

(5.6)

The value of exp (-Eo/kT) is calculated to be 1.502 (no units) with an activation energy of
0 .87 eV . Based on the above equation the conductivity coefficientis 6.04 x 10^ S/cm.
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Figure 5.8; J Vs E exhibiting Ohmic Model behavior at low fields:

5.5: Breakdown Mechanism in MIM capacitor.
As the capacitor is subjected to electrical bias, either due to prolonged constant voltage stress
or increasing or ramped voltage stress, charge is injected into the dielectric. Charge injection into
dielectric causes dielectric degradation due to broken bonds, generation of interface and bulk
traps and filling of those traps, and eventually leading to dielectric breakdown. If the charge
induced into the dielectric increases beyond a limit, the chemical bonds are broken and current
flows from one electrode to another. The breakdown mechanism of a dielectric is characterized in
two ways, breakdown voltage and time-to-breakdown. If a ramped voltage is applied across the
dielectric, the voltage at which the leakage current exceeds the chosen compliance value
(-lOOpA) is called the breakdown voltage. If a constant voltage is applied across the dielectric,
the time taken for the leakage current to reach compliance value is called time-to-breakdown. The
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second method is used in this experiment and is widely called Time-dependent-dielectricbreakdown (TDDB)

5.5.1

: Constant voltage stress test

The MIM capacitor is designed to operate at a maximum voltage - SVolts at 1250 for ten
years without failure. The constant voltage stress was performed at voltages ranging from 21V to
28V using a capacitor of area 5642pm^. A constant voltage was applied to the top or the bottom
electrode of the capacitor and the leakage current was monitored as a function of time. Plots of
leakage current versus time for various constant stress voltages are shown in Figure 5.9. Failure
was defined as the point of stress when the leakage current became greater than lOOpA. The
test was done for positve and negative bias on both the top and bottom electrodes.

CVS test: Time Vs Current

S|

I

I
lOOE^W

10

100

Time (sec)
Figure 5.9 Constant voltage stress (CVS) test : Leakage current Vs time for various stress voltage
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It can be seen from Figure 5.9 that the capacitors subjected to higher voltages, breakdown
faster than those subjected to lower voltages. This is because at higher voltages, the electric field
across the dielectric is higher, and proportionally leakage current is also larger. Large leakage
currents denoted an increase in the amount of charge and velocity of carriers in the dielectric, and
this results in faster dielectric breakdown. The time-to-breakdown was less, when the Cu
electrode (bottom) was positive with respect to the top electrode. This phenomenon was also
reported for the MIM capacitor with TaN as both top and bottom electrode. This difference in the
breakdown voltage is attributed to the differences in the electrode-dielectric interfaces, their
electronic structure and their injection properties. When electrons are injected from the bottom
electrode, the lifetime of the capacitors is longer (as seen in Figure 5.12 and 5.13). This can be
attributed to the roughness of the copper surface, introduced by chemical mechanical polishing
(CMP). Improving the process to reduce the non-uniformity on the copper surface can increase
the lifetime of the capacitors. In circuit design, if positive signals are routed to the top electrode,
and negative signal to the Cu bottom electrode, this integration weakness can be mitigated.
However, this approach will not work for an AC signal. Hence, when the MIM is fabricated for a
circuit that uses AC currents and voltages, the uniformity of the copper surface should be one of
the critical metric measured and monitored during fabrication.

5.5.2: Time-dependent-dielectric-breakdown (TDDB)
Time-dependent-dielectric-breakdown (TDDB) test or constant-voltage-stress tests are used to
determine the lifetime of the capacitor. The lifetime of a capacitor denotes the time it takes to
reach breakdown at normal operating voltages. The capacitor is designed to operate at very low
voltages of 3-5 volts and is required to last for at least ten years. Since a testing time of ten years
at operating voltages is not practical, the lifetime of the capacitor is measured at higher voltages.
The time required to reach breakdown at the low operating fields is, then, extrapolated from the
lifetimes obtained at high fields. This type of TDDB tests are also called accelerated lifetime tests.
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The time-to-breakdown obtained from Figure 5.9 for the various voltage values is plotted as a
function of electric field. Various lifetime models are used to extrapolate the lifetime values
obtained at high-fields to low-fields. The linear E and SQRT (E) models are discussed in Section
2.3.3. were used for extrapolation They The linear E model is the more conservative model and
was originally developed for silicon dioxide TDDB extrapolations. It is still being used to predict
lifetime of the capacitors, even if they are made using silicon nitride as the dielectric. As
discussed in the Section 5.4.2, the conduction mechanism in silicon nitride follows an Ohmic
model at low fields and Frenkel-Poole model at high fields. The SQRT(E) was developed by
Scarpulla et al. [38] specifically for silicon nitride and incorporates both ohmic and F-P conduction
mechanisms.
When a constant current density, J, flows uniformly through a homogenous dielectric for a
length of time t, the total charge per unit area that has passed through the dielectric is given by
the integral of the current density (J) for the breakdown time.

Q = J J.dt

Current ▲
density
A/pm-

(5.7)

litegrùl =

Time t^

Figure 5.10: Total charge through the dielectric during time tw as area under the curve of J Vs t

plot
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The charge flows by moving from trap site to trap site by either Ohmic hopping mechanism or
Frenkel-Poole mechanism described in Section 5.4. Eventually, the dielectric experiences
breakdown at a time tw- The total charge to breakdown,
independent of the stress conditions.

0

for a dielectric is constant and is

^ is the product of the current density and the breakdown

time (tbd).
Qbd = J*tbd

(5.8)

As the current is passed through the dielectric, some of the charge carriers are trapped
permanently in deep traps sites or newly created deep trap sites. When this deeply trapped
charge builds up sufficiently to a critical value Qcntioi. catastrophic breakdown occurs by a
runaway process.
Qcrltical

—hQbd ~ hJ t(xj

(5.9)

where, r\ is defined as the trapping fraction which is the fraction of the total charge that gets
permanently trapped. Since 0 ^ is constant, t^ is the inverse function of the stress current density
J. Substituting the Ohmic (Jn) and Frenkel-Poole

(J fp)

equation for J, (38]

Im - Obd/ (J q + J fp )

( 5 .1 0 )

tbd = Qbd (Go exp (-Eo/kT) * E +Ofp E exp [(-i|>,-pVE)/kT])
tbd = Q tJ E(Gq exp (-Eo/kT) + ctfp exp [(-<|)t-pVE)/kT])
- o/E ' exp (-yVE)

(5.11)

where, a and y are constants.
The calculated lifetime values for various electric fields for both the linearE andSORT (E)
using

model

equation 2.3.5 and 5.11 are shown in Figure 5.11. Asexpected, lifetime decreases

exponentially with increase in operating voltage. The calculated expected lifetime value of the
LCI MIM capacitor at the maximum operating voltage of 5Volts are tabulated in 5.2 (from Figure
5.11).
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Table 5.2. Calculated lifetime at an operating voltage of 5V for linear E and SQRT (E) models
Linear model
(sec)
Lifetime at operating
voltage =5V on TaN
electrode
Lifetime at operating
voltage =5V on Cu
electrode

SQRT (E) model
(sec)

1.49439E+11

3.01063E+15

3.29E+09

3.11527E+12

Linear model Vs sqrt(E) model
. ' .

y : ;'i‘ÿfflS^yy »-a~‘

':5K

-V- •-’.•.•>■’•

,•y-;-'':-;'-- r /r —;.-'.-« r P -.i-k

' ■-sQ ft (model)-neg
-sqrt(m odel)*pos
linear model «pos
imearfnodel neg

100000

--^Sl (>-■■ .. V>.y*>'.y

' r- •

iL ilili

Bias field (MV/cm)
Figure 5.11; Time-to breakdown values calculated from tfie linear and SQRT (E) models for LCI
MIM capacitor

The tbd values for the various applied electric fields obtained from the two sets of CVS tests
with +ve and -v e polarity with respect to the bottom electrode, are plotted as a function of electric
field E in Figure 5.12 and Figure 5.13. The lifetimes measured at these high fields are used to
extrapolate the lifetimes at low electric fields (operating voltage of the capacitor). Extrapolations
are done using the linear and SQRT (E) models because, the actual test time for obtaining the
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lifetime at ttie operating voltage is in the order of a few years. In Figure 5.12, the linear model is
used to predict the operating lifetime (tw) values of the MIM capacitor from the experimental data.
In Figure 5.16, the SQRT (E) model is used to predict the operating lifetime of the capacitor from
experimental data measured at low fields. From Figure 5.12 and 5.13 it can be seen that the LCI
MIM capacitor is predicted to last for much longer than the stipulated 10 year lifetime. In Figure
5.12, using the linear field model, the lifetime at 5V (1 MV/cm) is - lO " sec for the positive electric
fields (applied to top electrode) and 10^ sec for the negative electric fields. In Figure 5.12,
using5.12, using the linear field model, the lifetime at 5V (1 MV/cm) is -1 0 " sec for the positive
electric fields (applied to top electrode) and 10® sec for the negative electric fields. In Figure 5.12,
using the SQRT (E) model, the lifetime at 5V (1 MV/cm) is - 5 x 10’^ sec for the positive electric
fields (applied to top electrode) and 5 x 10'® sec for the negative electric fields. These values of
predicted lifetime for various voltage polarities is tabulated in Table 5.3

Table 5.3: Predicted lifetime at operating voltages for +ve and -v e polarity linear and SQRT (E)
model.
Linear Model

SQRT(E) model

Lifetime at 5V for Positive fields 1.00E+11
(sec)

1.00E+15

Lifetime at 5V for Negative fields 1.00E+09
(sec)

1.00E+12

The SQRT (E) predicts higher lifetimes than the linear model. This is due to the reason that the
linear model assumes that the current conduction mechanism at both high and low voltages is the
same. But the SQRT (E) model incorporates Ohmic conduction at low fields and Frenkel-Poole
conduction mechanisms at the high fields.
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Figure 5.12: Extrapolated lifetime, t^ V s E field for various constant stresses using linear E model
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Figure 5.13: Extrapolated lifetime, t^ Vs E field for various constant stresses using SQRT (E)
model
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5.6: Copper diffusion study
The Low-cost-integration (LCI) MIM capacitor under study has been fabricated using TaN as
the top electrode and copper as the bottom electrode. This is a novel structure and has been
reported frequently in literature. The use of copper as the bottom electrode reduces the number
of fabrication steps required to make the MIM capacitor. Although this has many advantages
including, reduced cycle time, low cost and high throughput, possible diffusion of copper into the
dielectric to the detriment of the capacitors and adjacent structures is a disadvantage. The
diffusion of copper into the dielectric will increase the conductivity of the dielectric and should be
detectable as an increase in leakage current [40]. A set of experiments was performed to
determine if copper diffusion into the dielectric takes place at operating conditions of the
capacitor. As a control cell, a MIM capacitor with TaN as both top and bottom electrode was used
to determine if the changes were due to copper electrode or due to inherent properties of the
silicon nitride dielectric.
Experiment A: The purpose of the experiment was to measure the leakage current before any
thermal or electrical stress. The leakage current of unstressed capacitors of area 90000pm2 was
monitored in both the control cell and the LCI MIM capacitor by sweeping the voltage across the
dielectric from 0 20V. The resolution of the test equipment HP4156 used is 4-5fA. The leakage
current as a function sweep voltage is shown in Figure 5.14. From the Figure 5.14 it can be seen
that there is no difference in the leakage currents between the LCI MIM capacitor and the control
cell capacitor.
Experiment B: The purpose was to measure the leakage current after thermal stress and
determine if there is any increase in leakage cun’ent due to Cu diffusion into dielectric.
A thermal stress of 180°C was initially applied to the structures for 30 min,

1

hour and 2 hours

with no applied bias. The structures were, then, cooled to room temperature. The l-V
measurement to measure stress-induced-leakage-current (SILC) was performed

1

hour after the

structure reached room temperature. The time between the thermal stress and electrical
measurement was kept constant. The leakage current (l-V curve) was then measured, no
appreciable change in l-V characteristics was observed for the various thermal stress times.
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Stress times longer than 3 hours tend to oxidize the Al/copper pads and induced errors in
experimental measurements. Based on the above reasons, a stress time of 3 hours was fixed.
The SILC Vs sweeping voltage of MIM capacitors that were heated to 180°C for 3 hours and then
cooled to room temperature is plotted and shown in Figure 5.15. It can be seen from Figure 5.15,
that the increase in leakage current due to thermal stress, for the TaN/PEN/Cu MIM and for the
TaN/PEN/TaN capacitor used as control cell is the same. This indicates that the increase in
leakage current in the TaN/PEN/Cu MIM is due to the dielectric itself and not due to the diffusion
of Cu into the dielectric.

Experiment C: The MIM capacitor structure was heated to 125°C and after it reached 125°C, a
constant voltage of 10V (=2MV/cm) was applied across the dielectric, to the TaN top electrode. In
the case of the MIM capacitor, negative voltage applied to the top TaN electrode can enhance the
diffusion of positive copper ions.

Hence if Cu diffusion takes place, one would expect stess-

induced-leakage-current (SILC) due to negative applied voltage at top electrode (SILCnegaiive stress)
to be greater than SILC due to positive applied voltage at top electrode

(SILCposmve stress)-

The

experiment showed no appreciable difference in SILC after electrical stress of either polarity. This
is shown in Figure 5.16 along with the leakage currents for the control cell.
The SILC Vs sweeping voltage is plotted at room temperature, for the various thermal and
electrical stresses of : A) no stress, B) 180C for 3 hours, C) 125C and 2MV/cm for 3 hours and
shown in Figure 5.17 for LCI MIM capacitor and Figure 5.18 shows the same for the control cell. It
can be seen from the plots of SILC Vs sweeping voltage in Figure 5.17 and Figure 5. that the
SILC is the same for both the TaN/PEN/Cu MIM and the TaN/PEN/TaN capacitor. This implies
that the diffusion of Cu into the dielectric during the thermal and electrical stressing, if any, does
not affect the leakage current of the LCI MIM.
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Experiment A: Pre-stress Leakage current Vs sweeping
voltage on unstressed PEN/TaN and PEN/Cu capacitors
at room temperature
lE-15

(A

IE-16

-C A R .3 7 . .9<K.v«) TaN

II
3

-C A R .7 5 . .90(.v«)TaN

IE-17

C AR.37. .90(-ve)TaN
C AR.75. .90(-ve)TaN
C AR.37. .9 0 (.ï» ) Cu
.

lE-18

...

.

-

CAR.75. .90(.v«)Cu
CAR.37. .90(-velCu
C AR.75. .90(-v«)Cu

IE-19

lE-20

Sweeping Voltage (V)
Figure 5.14; Experiment A: Leakage current versus sweeping voltage of unstressed capacitors
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Experiment B: Leakage current versus sweeping
voltage at room temp after the devices have seen high
temp of 180C for 3 hours and cooled to RT and
measured after an hour
1E-15

(A

IE-16

C A fl.7 5 .9 0 (180C.-1JV tor 10 ninjTaN

IE-17

C A n.300.90 (180C. no sw essraN
C A R .37.901180C -10V for 10 mtn)TaN
-# -C A R _ 7 5 _ 9 0 ;180C.-10V «of 10 imnjCu
IE-18

‘P

-« -C A R .3 0 0 _ 9 0 (180C. no stress)Cu

IE-19

3
lE-20

Sweeping Voltage (V)
Figure 5.15: Experiment B; SILC versus sweeping voltage of capacitors at room temperature after
tfiermal stress of 180C for 3 hours
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Experiment C:Leakage current versus sweeping
voltage at room temperature after the devices have
seen high temp of 125C for 3 hours and cooled to RT
and measured after an hour
IE-15

—

CAm_37_90 (125C..10V tor 3ticurs)TaN

— CAR_75_90 (125C.-10V tor 3Hours|TaN
—

0

CAR_300_90 (12SC.no stress tor
c )5 ï3 r? .M (125C.*10V tor 3hours)Cu

,

IE-20

Sweeping Voltage (V)
Figure 5.16; Experiment C: SILC versus sweeping voltage of capacitors at room temperature
after tfiermal stress of 1250 and electrical stress of 2MV/cm for 3 ftours
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PEN/TaN Leakage data at room temp after the devices
have seen high temp of 125C and 180C for 3 hours and
cooled to RT and measured after an hour
tE-15
CAR .37.90(»ve) TaN
C A R .75,90(.ve)TaN

(A

IE-16
-«-C A R .37 _90(-ve |T a N
—

II
s

CAR_75_90(-v*)TaN

-» -C A R _ 7 5 .9 G (180C.-I0V tor 10 min)TaN
C A R .300.90 (I80C . no slressITaN
IE-18

— -C A R _37, 90 (I80 C .-I0V tor lO m inlTaN
- • - C A R . 3 7 .9 0 II2 5 C ..I0 V tor 3tiours)TaN

IE-19

-» -C A R _ 7 5 _ 9 0 ( I2SC .-I0V tor 3tiours)TaN
-»-C A R _30C _90 (l25C .no stress tor
3hours)TaN

IE-20

Sweeping Voltage (V)
Figure 5.17: SILC Vs sweeping voltage for LCI MIM capacitor with PEN/TaN (control cell)
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PEN/Cu MIM Leakage data at room temp after the
devices have seen high temp of 125C and 180C for 3
hours and cooled to RT and measured after an hour
1 OOE-15

-C A R _37.90(.vel Cu

(A

1 OOE-16

-C AR .75_90(*ve|C u
-C A R .37.90(-velC u
-CAR_75_90(-ve|Cu

1 OOE-17

-C A R .7 5 .9 0 (180C,-10V tor tO mintCu

‘P

-CAR .300_90 (1800. no stresslCu
-C A R .3 7 .9 0 |1 2 5 C ,.I0 V tor 3tiourslCu
-C A R .7 5_90 (125C.-10V tor 3tiours)Cu

s

-C A R .3 0 0 .9 0 (125C.no stress tor 3tiourslCu

I OOE-20

Sweeping Voltage (V)
Figure 5.18: SILC Vs sweeping voltage for MIM capacitor with PEN/Cu

In this chapter the electrical data collected from the LCI MIM capacitor has been presented and
the analyzed. The results and analysis are summarized as follows,
•

The dielectric constant of the PECVD silicon nitride is determined to be 7.4

•

Using a second order polynomial equation model for the C-V cunre of the MIM capacitor, the
linear and quadratic voltage coefficients were calculated to be lOOppm/V and 260ppm/V^.

•

A capacitance density of 1.6 fF/pm^ is calculated for MIM capacitors with dielectric thickness
of 380À.

•

The leakage current conduction mechanism of the MIM capacitor was studied in detail. It has
been found that the conduction mechanism follows the Ohmic model at electric fields less
than 2MV/cm and the Frenkel-Poole Model at electric fields greater than 2MV/cm.
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•

The linear E and SORT (E) models are used to predict the lifetime of the MIM capacitor at
operating voltage of 5V. The SORT (E) model predicts longer lifetimes than the linear E
model. The difference in lifetimes predicted by the two models is - 10^-10'* sec at 5V.

t

The lifetime of capacitors, which operate with the top electrode positively biased have longer
lifetimes than those with negative bias. The difference in the predicted lifetimes is about -10^10^ sec at 5V.

•

Finally, because copper was used a one of the electrodes, the effect of diffusion of Cu into
the dielectric was studied by performing a set of experiments. It was found that the diffusion
of Cu if any, did not increase the leakage current of the capacitor.
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CHAPTER 6

CONCLUSIONS AND RECOMMENDATIONS
In this study, a metal-insulator-metal capacitor has been fabricated and characterized to
determine its electrical properties, reliability and circuit functionality. Process and electrical data
clearly demonstrate that this passive element can be successfully integrated into an existing
multilevel backend metallization process for use in RF/mixed signal applications.
The MIM capacitor has been designed and fabricated mainly for high frequency
applications. The MIMCAP should be superior to substrate capacitors due to its inherently higher
quality factor Q factor due to lower resistivity TaN top and Cu bottom plates, and its distance from
the substrate. The MIM capacitor has been fabricated below the last level of metal layer to
maximize the distance from the substrate. This modular process can be positioned between any
two wiring levels, preferably beneath the last level of a back end, where parasitic losses to the
substrate are minimized.
The MIMCAP design allows for scalability of the dielectric film to obtain higher unit
capacitance values. It has been demonstrated in Section 5.2 that by using thinner dielectric
layers, the capacitance density can be increased. W e have the flexibility of using alternative
single or multi-layered dielectric materials like Tantalum pentoxide (TagOs). TazOs has a higher
dielectric constant than PECVD silicon nitride.
An important aspect of the fabrication process of the MIM capacitor is the use of
conventional manufacturing processes and materials found in advanced CMOS/DRAM facilities.
This work describes a planar MIM with minimal complexity, which integrates easily into any fully
planarized wiring back end. The three layers used in the MIM capacitors are already part of a
CMOS technology. The Cu bottom electrode is the metal used for the multilevel interconnect
technologies. The TaN top electrode is the barrier layer that is used line the vias and metal
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Silicon nitride is used as an etch stop layer and as a diffusion barrier layer to seal off the top
surface of vias and metal trenches and prevent diffusion of copper metal into the interlevel
dielectric layers. The fabrication process used for copper, silicon nitride and TaN has been
discussed in detail in Section 3.1,3.2 and 3.3 respectively.
The PECVD process used to fabricate silicon nitride has been researched on extensively. A
detailed discussion of the material and process details have been presented in Section 2.2 and
2.3. From these sections it can be summarized that the properties of the silicon nitride, like N/Si
ratio, film stress H content, is directly dependent on the process conditions and process gas
composition and ratios. The PECVD process used to fabricate the silicon nitride used in the LCI
MIM capacitor should characterized in finer detail, in order to be able to better control the film
properties. Also, experiments to measure the band gap, surface charge density, and volume
charge density of the dielectric, should be performed to better understand the charge distribution
in the dielectric. This knowledge should be correlated well to the process conditions and process
materials to be capable of commercial implementations.
Various processes for silicon nitride deposition are being explored. One of the promising
process Is high-density plasma CVD (HDPCVD) process reported by Yota et al [56]. The HDP
film has many advantages over the PECVD silicon nitride film. The HDP film has a higher film
density, much lower hydrogen content, in addition to lower polish, wet-etch, and dry-etch rates,
than the PECVD film. The stress of the HDP CVD film is similarly compressive to the PECVD
silicon nitride. Characterization and comparisons of HDP CVD and PECVD films performed using
Secondary-ion mass spectroscopy, and Rutherford backscattering spectrometry show that HDP
CVD silicon nitride film has substantially less hydrogen (5.5 at.%) than the PECVD film.
Another concern of the PECVD silicon nitride is that the film properties are largely dependent
on the process conditions and variations in process conditions severely affect the performance of
the MIM capacitor. Nallapati et al [57] reported PECVD silicon nitride films using disilane instead
of silane as silicon source. The hydrogen concentration of these films was found to be nearly
constant over the investigated range of ammonia to disilane flow ratio values varying from 4 to
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20. Also, the variation in H concentration in these films with deposition temperature was smaller
than what is reported for silane based films.

The electrical properties of the LCI MIM capacitor, like dielectric constant of the silicon nitride,
the capacitance density of various dielectric thickness, voltage coefficients of capacitance,
conduction mechanisms, breakdown mechanisms and capacitor lifetime and reliability have been
studied In this thesis. A number of experiments like, C-V, l-V, l-t tests have been performed to
study the electrical behavior of the MIM capacitor. The results of the experiment have been
presented and analyzed in Chapter 5.
The C-V tests were done to determine voltage linearity, dielectric constant and capacitance
density. The voltage linearity is expressed using linear and quadratic voltage coefficients. The
linear and quadratic voltage coefficient for the MIM capacitor was found to be lOOppm/V and
260ppmA/^ respectively. The dielectric constant of the PECVD silicon nitride is determined to be
7.4. And the capacitance density was found to inversely proportional to the dielectric thickness
used. For the desired capacitance density of 1.6fF/pm2, it was found that a dielectric thickness of
-380A should be used.
The l-V test was done to determine the conduction mechanism in the PECVD silicon nitride
dielectric. The conduction mechanism at low fields ( < 2MV/cm) was found to follow the Ohmic
model and at high fields ( >2MV/cm) the Frenkel-Poole model. The l-t (current Vs time) or CVS
(constant voltage tests) were done to determine the breakdown mechanism in the PECVD silicon
nitride. The SORT (E) model was developed to determine the capacitor lifetime was based on the
Ohmic and Frenkel-Poole conduction mechanism observed for the low and high fields
respectively. The conventionally used linear E field model based on silicon dioxide properties was
also used to calculate the expected lifetime of the capacitance at operating voltage. It was found
that the SORT (E) model predicted longer lifetimes than the linear E model. The difference in
lifetimes predicted by the two models is - 10^-10^ sec at 5V. The lifetime of capacitors, which
operate with the top electrode positively biased have longer lifetimes than those with negative
bias. T'ne difference in the predicted lifetimes is about - f 0‘-10' sec at 5V.
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Lastly, because copper was used a one of the electrodes, the effect of diffusion of Cu into the
dielectric was studied by performing a set of experiments. The capacitor structure was thermally
and electrically stressed to facilitate Cu diffusion. The stress-induced leakage current (SILC) was
compared to the pre-stress leakage current of the MIM capacitor structure. It was found that the
diffusion of Cu if any, did not increase the SILC of the capacitor.
In this thesis, the process fabrication of the MIM capacitor details has been presented. The
issues with the various processes have been discussed and alternate suggestions have been
made. The electrical behavior for this MIM capacitor structure has been modeled. In conclusion,
process and electrical data clearly demonstrate that this passive element can be successfully
integrated into an existing multilevel backend metallization process for use in RF/mlxed signal
applications.
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APPENDIX I

GLOSSARY
BE
C-V test

Bottom electrode of capacitor
Capacitance is measured as the voltage is sweeped across the electrodes

CVD
CVS

Chemical vapor deposition- A method of depositing thin films
Constant voltage test, used to determine breakdown voltage of a capacitor

Damascene
process
DPC

Process technology used to fabricate copper interconnects
double poly capacitor- A capacitor whose electrodes are made of polysilicon

DRAM
ESL
Interconnect
technology
l-V test

Dynamic random access memory
etch stop layer
It refers to the method of wiring the devices to one another

LCI
MIM

Low cost integration
Metal insulator metal- capacitor that has both electrodes made of metal

MIS

Metal Insulator semiconductor- capacitor which has one metal and one
polysilicon electrode

Passivation
layer

A film of material used to seal the wafer, to prevent it from environmental
damage like humidity, dust, heat etc.

PECVD
PEN

Plasma enhanced chemical vapor deposition
Plasma enhanced silicon nitride - silicon nitride deposited using PECVD
method.

photomask

The reticle used to pattern the photo resist on the wafer surface using light.

PVD

Physical vapor deposition- A method of depositing thin films, also called
sputtering

Q
SOC
TaN
TCR
TDDB

quality factor - ratio of the reactive impedance and resistive impedance
System on Chip
Tantalum nitride
Temperature coefficient of resistance
Time dependent dielectric breakdown test, used predict the lifetime of
capacitors from experimental data obtained at accelerated voltage and
temperature

TE
via

TOP electrode of capacitor
a line of metal connect one metal level to another in a multilevel interconnect
system

Current across the capacitor electrodes is measured as the voltage is sweeped
from one value to another
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